Open Access. Powered by Scholars. Published by Universities.®

Electrical and Electronics Commons

Open Access. Powered by Scholars. Published by Universities.®

Articles 1 - 2 of 2

Full-Text Articles in Electrical and Electronics

High Contrast Grayscale Object Tracking Embedded System Design, Scott Donald Neally Dec 2009

High Contrast Grayscale Object Tracking Embedded System Design, Scott Donald Neally

Electrical Engineering

The purpose of this project is to prove that a real-time object-tracking camera can be implemented using the Digilent NEXYS board with Xilinx Platform Studio. With great ambition I set to implement the camera with RGB color tracking of bright green objects. This would make segmentation between the object of interest and its background much easier, allowing less stringent requirements on the background color beyond the object. Because of time restraints, the actual implementation remains as 8-bit grayscale, where the object of interest is intended to be white and highly contrasted from its black background. A simple algorithm is used …


Vlsi Implementation Of High Resolution High Speed Low Latency Pipeline Floating Point Adder/Subtractor For Fft Applications, Rozita Teymourzadeh, Burhan Yeop Majlis, Mok Vh, Masuri Othman Dec 2008

Vlsi Implementation Of High Resolution High Speed Low Latency Pipeline Floating Point Adder/Subtractor For Fft Applications, Rozita Teymourzadeh, Burhan Yeop Majlis, Mok Vh, Masuri Othman

Dr. Rozita Teymourzadeh, CEng.

This paper presents on-chip implementation of high speed low latency floating point adder /subtractor with high accuracy performance for FFT in OFDM transceiver. However due to high performance and high resolution, the floating point adder is matched with power network applications as well. The design was implemented for 32-bit pipelined adder/subtractor which satisfied IEEE-754 Standard for floating -point Arithmetic. The design is focused on the trade-off between the latency and speed improvement as well as resolution and silicon area for the chip implementation. In order to reduce the critical path and decrease the latency, the novel structure was designed and …