Open Access. Powered by Scholars. Published by Universities.®

ASIC

Master's Theses

Articles 1 - 1 of 1

Full-Text Articles in VLSI and Circuits, Embedded and Hardware Systems

Full Custom Vlsi Design Of On-Line Stability Checkers, Chris Y. Lee Aug 2011

Full Custom Vlsi Design Of On-Line Stability Checkers, Chris Y. Lee

Master's Theses

A stability checker is a clocked storage element, much like a flip-flop, which detects unstable and late signals in the pipeline of a digital system. The On-line stability checker operates concurrently with its associated circuit-under-test (CUT). This thesis describes the full custom very-large-scale integration (VLSI) design and testing process of On-Line Stability Checkers. The goals of this thesis are to construct and test Stability Checker designs, and to create a design template for future class projects in the EE 431 Computer-Aided Design (CAD) of VLSI Devices course at Cal Poly.

A method for concurrent fault testing called On-line Stability Checking …