Open Access. Powered by Scholars. Published by Universities.®

Signal Processing Commons

Open Access. Powered by Scholars. Published by Universities.®

Articles 1 - 13 of 13

Full-Text Articles in Signal Processing

Additively Manufactured Engineered Fingerprint (Amef) Antenna And Related Detection, Eduardo Antonio Rojas, Noemi Miguelea-Gomez Jul 2023

Additively Manufactured Engineered Fingerprint (Amef) Antenna And Related Detection, Eduardo Antonio Rojas, Noemi Miguelea-Gomez

Publications

Antenna structures can include an additively manufactured engineered fingerprint (AMEF). AMEF antenna features facilitate individual or type classification of an unknown source antenna. As described herein, physical features can be included in an additively manufactured antenna to facili­tate source identification, such as without sacrificing antenna performance. In general, AMEF techniques can improve physical layer security, such as without dramatically increas­ing production cost or decreasing production throughput, as compared to other approaches.


Height Information Aided 3d Real-Time Large-Scale Underground User Positioning, Houbing Song, Chengkai Tang, Cunle Zhang, Lingling Zhang, Yi Zhang Sep 2022

Height Information Aided 3d Real-Time Large-Scale Underground User Positioning, Houbing Song, Chengkai Tang, Cunle Zhang, Lingling Zhang, Yi Zhang

Publications

Due to the cost of inertial navigation and visual navigation equipment and lake of satellite navigation signals, they cannot be used in large‐scale underground mining environment. To solve this problem, this study proposes large‐scale underground 3D real‐time positioning method with seam height assistance. This method uses the ultrawide band positioning base station as the core and is combined with seam height information to build a factor graph confidence transfer model to realise3D positioning. The simulation results show that the proposed real‐time method is superior to the existing algorithms in positioning accuracy and can meet the needs of large‐scale underground users.


Z-Axis Meandering Patch Antenna And Fabrication Thereof, Eduardo Antonio Rojas, Carlos R. Mejias-Morillo May 2022

Z-Axis Meandering Patch Antenna And Fabrication Thereof, Eduardo Antonio Rojas, Carlos R. Mejias-Morillo

Publications

Apparatus and techniques described herein can include antenna configurations and related fabrication. For example, a Z-axis meandering antenna configuration can be fabri­cated, such as by forming a dielectric substrate extending in two dimensions and defining an undulating region extending out of a plane defined by the two dimensions; and forming at least one conductive region following a contour of the dielectric substrate including at least a portion of the undu­lating region. The at least one conductive region can follow the contour of the dielectric substrate, such as including a first conductive region on a first layer, and a second con­ductive …


Reduced Multiplicative Complexity Discrete Cosine Transform (Dct) Circuitry, Sirani Kanchana Mututhanthrige Perera Jan 2021

Reduced Multiplicative Complexity Discrete Cosine Transform (Dct) Circuitry, Sirani Kanchana Mututhanthrige Perera

Publications

System and techniques for reduced multiplicative complex­ity discrete cosine transform (DCT) circuitry are described herein. An input data set can be received and, upon the input data set, a self-recursive DCT technique can be performed to produce a transformed data set. Here, the self-recursive DCT technique is based on a product of factors of a specified type of DCT technique. Recursive components of the technique are of the same DCT type as that of the DCT technique. The transformed data set can then be produced to a data con­sumer.


Coverage Guided Differential Adversarial Testing Of Deep Learning Systems, Jianmin Guo, Houbing Song, Yue Zhao, Yu Jiang Jan 2020

Coverage Guided Differential Adversarial Testing Of Deep Learning Systems, Jianmin Guo, Houbing Song, Yue Zhao, Yu Jiang

Publications

Deep learning is increasingly applied to safety-critical application domains such as autonomous cars and medical devices. It is of significant importance to ensure their reliability and robustness. In this paper, we propose DLFuzz, the coverage guided differential adversarial testing framework to guide deep learing systems exposing incorrect behaviors. DLFuzz keeps minutely mutating the input to maximize the neuron coverage and the prediction difference between the original input and the mutated input, without manual labeling effort or cross-referencing oracles from other systems with the same functionality. We also design multiple novel strategies for neuron selection to improve the neuron coverage. The …


Apertured Waveguides For Electromagnetic Wave Transmission, Eduardo Antonio Rojas, Justin Troy Nussbaum, Thomas Mccrea Weller, Nathan Brad Crane Aug 2019

Apertured Waveguides For Electromagnetic Wave Transmission, Eduardo Antonio Rojas, Justin Troy Nussbaum, Thomas Mccrea Weller, Nathan Brad Crane

Publications

In some embodiments, an apertured waveguide includes a wall comprising a plurality of apertures and an interior channel along which electromagnetic waves can propagate, the interior channel being defined at least in part by the wall.


Bit-Serial Multiplier For Fpga Applications, Akhan Almagambetov, Holly Renee Ross Apr 2019

Bit-Serial Multiplier For Fpga Applications, Akhan Almagambetov, Holly Renee Ross

Publications

A Field-Programmable Gate Array (FPGA) implementation of a multiplier topology can provide a considerable increase in computation performance and cost benefit as compared to other approaches, particularly for large bit widths ( e.g., for multiplication of large-bit numbers). A lack of sufficient input/output (I/0) ports on the FPGA for a particular bit width can be remedied by implementing large-bit number multiplications in a bit-serial fashion. The bit-serial multi­plier topologies described herein can provide a relatively small footprint as compared to other approaches. An FPGA­-implemented bit-serial multiplier can improve operation of a computing system, for example, by offloading binary multiplication operations …


Bit-Serial Multiplier For Fpga Applications, Akhan Almagambetov, Holly Renee Ross May 2018

Bit-Serial Multiplier For Fpga Applications, Akhan Almagambetov, Holly Renee Ross

Publications

A Field-Programmable Gate Array (FPGA) implementation of a multiplier topology can provide a considerable increase in computation performance and cost benefit as compared to other approaches, particularly for large bit widths ( e.g., for multiplication of large-bit numbers). A lack of sufficient input/output (I/O) ports on the FPGA for a particular bit width can be remedied by implementing large-bit number multiplications in a bit-serial fashion. The bit-serial multi­plier topologies described herein can provide a relatively small footprint as compared to other approaches. An FPGA-­implemented bit-serial multiplier can improve operation of a computing system, for example, by offloading binary multiplication operations …


Communications System Using Signal Modulation, William C. Barott Jun 2016

Communications System Using Signal Modulation, William C. Barott

Publications

A communication method and system for communication utilizing modulation of digital signals, such as by targets and/or by use of low-complexity tags is presented. Targets may include any device or object that may alter signals, and tags can include a device with the ability to reflect and/or alter the properties of the signals and, in doing so, impose specific modulations on or alterations of such signals. Modulations can be sensed or detected using a receiver or receivers imple­menting processing algorithms derived from passive radar detection operations or other processes.


Signal Flow Graph Approach To Efficient Dst I-Iv Algorithms, Sirani M. Perera Jan 2016

Signal Flow Graph Approach To Efficient Dst I-Iv Algorithms, Sirani M. Perera

Publications

In this paper, fast and efficient discrete sine transformation (DST) algorithms are presented based on the factorization of sparse, scaled orthogonal, rotation, rotation-reflection, and butterfly matrices. These algorithms are completely recursive and solely based on DST I-IV. The presented algorithms have low arithmetic cost compared to the known fast DST algorithms. Furthermore, the language of signal flow graph representation of digital structures is used to describe these efficient and recursive DST algorithms having (n�1) points signal flow graph for DST-I and n points signal flow graphs for DST II-IV.


Communications System, William C. Barott Nov 2015

Communications System, William C. Barott

Publications

A communication method and system for communication utilizing modulation of digital signals, such as by targets and/or by use of low-complexity tags is presented. Targets may include any device or object that may alter signals, and tags can include a device with the ability to reflect and/or alter the properties of the signals and, in doing so, impose specific modulations on or alterations of such signals. Modulations can be sensed or detected using a receiver or receivers imple­menting processing algorithms derived from passive radar detection operations or other processes.


A Fast Algorithm For The Inversion Of Quasiseparable Vandermonde-Like Matrices, Sirani M. Perera, Grigory Bonik, Vadim Olshevsky Jan 2014

A Fast Algorithm For The Inversion Of Quasiseparable Vandermonde-Like Matrices, Sirani M. Perera, Grigory Bonik, Vadim Olshevsky

Publications

The results on Vandermonde-like matrices were introduced as a generalization of polynomial Vandermonde matrices, and the displacement structure of these matrices was used to derive an inversion formula. In this paper we first present a fast Gaussian elimination algorithm for the polynomial Vandermonde-like matrices. Later we use the said algorithm to derive fast inversion algorithms for quasiseparable, semiseparable and well-free Vandermonde-like matrices having O(n2) complexity. To do so we identify structures of displacement operators in terms of generators and the recurrence relations(2-term and 3-term) between the columns of the basis transformation matrices for quasiseparable, semiseparable and well-free polynomials. Finally we …


Scan Loss Pattern Synthesis For Adaptive Array Ground Stations, William C. Barott, Mary Ann Ingram, Paul G. Steffes Jul 2010

Scan Loss Pattern Synthesis For Adaptive Array Ground Stations, William C. Barott, Mary Ann Ingram, Paul G. Steffes

Publications

We present several techniques for maximizing the contact time between low Earth orbiting satellites (LEOs) and a ground station (GS). The GS comprises an adaptive array of electronically steered space-fed lenses (SFLs). Each SFL is manufactured as a low-cost printed circuit with the result that it exhibits scanning loss. By differently orienting the boresights of the SFLs in the adaptive array, the SFL's scanning losses can be made to optimally complement the path loss of the LEO, thereby reducing the cost of the GS while maximizing the download capacity of the satellite link. The optimization, implemented with a genetic algorithm …