Open Access. Powered by Scholars. Published by Universities.®
![Digital Commons Network](http://assets.bepress.com/20200205/img/dcn/DCsunburst.png)
Electronic Devices and Semiconductor Manufacturing Commons™
Open Access. Powered by Scholars. Published by Universities.®
- Keyword
Articles 1 - 2 of 2
Full-Text Articles in Electronic Devices and Semiconductor Manufacturing
Cmos-Memristive Neuromorphic Architecture For Nonlinear Signal Processing, Manu Rathore
Cmos-Memristive Neuromorphic Architecture For Nonlinear Signal Processing, Manu Rathore
Doctoral Dissertations
Neuromorphic computing mimics the functional components and structure of the human brain to achieve highly efficient computing with minimal resources and power consumption. Creating neuromorphic systems in Complementary Metal-Oxide-Semiconductor (CMOS) technology offers an alternative computing paradigm to Von neumann computing. However, implementing these systems on an CMOS Integrated Circuit (IC) poses major challenges. These challenges include implementing synaptic weight multiplication and weight tuning operation that conserves energy and occupies minimal area. Additionally, designing a network-on-chip architecture that is reconfigurable and offers a full-connectivity design space is crucial. Furthermore, implementing a complete architecture for nonlinear data processing and, specifically, online learning …
Skybridge: A New Nanoscale 3-D Computing Framework For Future Integrated Circuits, Mostafizur Rahman
Skybridge: A New Nanoscale 3-D Computing Framework For Future Integrated Circuits, Mostafizur Rahman
Doctoral Dissertations
Continuous scaling of CMOS has been the major catalyst in miniaturization of integrated circuits (ICs) and crucial for global socio-economic progress. However, continuing the traditional way of scaling to sub-20nm technologies is proving to be very difficult as MOSFETs are reaching their fundamental performance limits [1] and interconnection bottleneck is dominating IC operational power and performance [2]. Migrating to 3-D, as a way to advance scaling, has been elusive due to inherent customization and manufacturing requirements in CMOS architecture that are incompatible with 3-D organization. Partial attempts with die-die [3] and layer-layer [4] stacking have their own limitations [5]. We …