Open Access. Powered by Scholars. Published by Universities.®
Nanoscience and Nanotechnology Commons™
Open Access. Powered by Scholars. Published by Universities.®
- Institution
- Keyword
-
- 1D 2D materials (1)
- 2D Materials (1)
- 3D integration (1)
- Anodic Aluminum Oxide (1)
- Carbon nanotubes CNT (1)
-
- Chemical vapor deposition (1)
- Copper Oxide (1)
- Cu pillar (1)
- Cu-Cu bonding (1)
- Current-voltage characteristic (1)
- Diodes (1)
- Electronics Thermal Management (1)
- Enhanced Surfaces (1)
- FPGA (1)
- Field programmable gate array (1)
- Field programmable gate arrays (1)
- Gamma rays (1)
- Graphene (1)
- Heat Transfer (1)
- Heterogenous (1)
- Immersion Cooling (1)
- Metal oxide semiconductor field-effect transistors (1)
- Microfin Array (1)
- Molybdenum Disulfide (1)
- Molybdenum disulfide (1)
- Nano-fabrication (1)
- Nanofabrication (1)
- Nanomagnetism (1)
- Nanopore (1)
- Nanoscience (1)
- Publication
- Publication Type
Articles 1 - 6 of 6
Full-Text Articles in Nanoscience and Nanotechnology
Gamma-Ray Radiation Effects In Graphene-Based Transistors With H-Bn Nanometer Film Substrates, E. J. Cazalas, Michael R. Hogsed, S. R. Vangala, Michael R. Snure, John W. Mcclory
Gamma-Ray Radiation Effects In Graphene-Based Transistors With H-Bn Nanometer Film Substrates, E. J. Cazalas, Michael R. Hogsed, S. R. Vangala, Michael R. Snure, John W. Mcclory
Faculty Publications
Radiation effects on graphene field effect transistors (GFETs) with hexagonal boron nitride (h-BN) thin film substrates are investigated using 60Co gamma-ray radiation. This study examines the radiation response using many samples with varying h-BN film thicknesses (1.6 and 20 nm thickness) and graphene channel lengths (5 and 10 μm). These samples were exposed to a total ionizing dose of approximately 1 Mrad(Si). I-V measurements were taken at fixed time intervals between irradiations and postirradiation. Dirac point voltage and current are extracted from the I-V measurements, as well as mobility, Dirac voltage hysteresis, and the total number of GFETs that remain …
Surface Engineering Solutions For Immersion Phase Change Cooling Of Electronics, Brendon M. Doran
Surface Engineering Solutions For Immersion Phase Change Cooling Of Electronics, Brendon M. Doran
Master's Theses
Micro- and nano-scale surface modifications have been a subject of great interest for enhancing the pool boiling heat transfer performance of immersion cooling systems due to their ability to augment surface area, improve wickability, and increase nucleation site density. However, many of the surface modification technologies that have been previously demonstrated show a lack of evidence concerning scalability for use at an industrial level. In this work, the pool boiling heat transfer performance of nanoporous anodic aluminum oxide (AAO) films, copper oxide (CuO) nanostructure coatings, and 1D roll-molded microfin arrays has been studied. Each of these technologies possess scalability in …
Straintronic Nanomagnetic Devices For Non-Boolean Computing, Md Ahsanul Abeed
Straintronic Nanomagnetic Devices For Non-Boolean Computing, Md Ahsanul Abeed
Theses and Dissertations
Nanomagnetic devices have been projected as an alternative to transistor-based switching devices due to their non-volatility and potentially superior energy-efficiency. The energy efficiency is enhanced by the use of straintronics which involves the application of a voltage to a piezoelectric layer to generate a strain which is ultimately transferred to an elastically coupled magnetostrictive nanomaget, causing magnetization rotation. The low energy dissipation and non-volatility characteristics make straintronic nanomagnets very attractive for both Boolean and non-Boolean computing applications. There was relatively little research on straintronic switching in devices built with real nanomagnets that invariably have defects and imperfections, or their adaptation …
Exploring Gated Nanoelectronic Devices Fabricated From 1d And 2d Materials, Prathamesh A. Dhakras
Exploring Gated Nanoelectronic Devices Fabricated From 1d And 2d Materials, Prathamesh A. Dhakras
Legacy Theses & Dissertations (2009 - 2024)
One and two dimensional materials are being extensively researched toward potential application as ultra-thin body channel materials. The difficulty of implementing physical doping methods in these materials has necessitated various alternative doping schemes, the most promising of which is the electrostatic gating technique due to its reconfigurability. This dissertation explores the different fundamental devices that can be fabricated and characterized by taking advantage of the electrostatic gating of individual single-walled carbon nanotubes (SWNTs), dense SWNT networks and exfoliated 2D tungsten diselenide (WSe2) flakes.
Cvd Molybdenum Disulfide : Material And Device Engineering, Eui Sang Song
Cvd Molybdenum Disulfide : Material And Device Engineering, Eui Sang Song
Legacy Theses & Dissertations (2009 - 2024)
Molybdenum disulfide (MoS2) is a semiconducting 2D layered material that has attracted a lot of attention due to its material properties for electronics and optoelectronics device applications. These include a layer-dependent band gap, an indirect to direct energy transition at monolayer state, and strong light-matter interaction. A large majority of 2D materials and devices have been studied through micromechanical exfoliation for extraction and electron beam lithography for device fabrication. These methodologies while able to generate high quality materials and precisely fabricated devices, are not suitable for large scale production. Efforts have been made to make MoS2 and other 2D materials …
Development And Demonstration Of A Processing And Assembly Pathway For A 3d-Synchronous Field Programmable Gate Array, Robert Carroll
Development And Demonstration Of A Processing And Assembly Pathway For A 3d-Synchronous Field Programmable Gate Array, Robert Carroll
Legacy Theses & Dissertations (2009 - 2024)
Field Programmable Gate Arrays (FPGA) are integrated circuits which can implement virtually any digital function and can be configured by a designer after manufacturing. This is beneficial when dedicated application specific runs are not time or cost effective; however, this flexibility comes at the cost of a substantially higher interconnect overhead. Three-dimensional (3D) integration can offer significant improvements in the FPGA architecture by stacking multiple device layers and interconnecting them in the third or vertical dimension, through the substrate, where path lengths are greatly reduced. This will allow for a higher density of devices and improvements in power consumption, signal …