Open Access. Powered by Scholars. Published by Universities.®

VLSI and Circuits, Embedded and Hardware Systems Commons™

Open Access. Powered by Scholars. Published by Universities.®

Selected Works

2007

Articles 1 - 5 of 5

Full-Text Articles in VLSI and Circuits, Embedded and Hardware Systems

Evaluating Software Engineering Processes In Commercial And Community Open Source Projects, Tony Wasserman, Eugenio Capra Apr 2007

Evaluating Software Engineering Processes In Commercial And Community Open Source Projects, Tony Wasserman, Eugenio Capra

Tony Wasserman

We describe a current study for obtaining information about management of commercial and community open source projects. We have interviewed and surveyed leaders of more than 75 open source projects. Questions focused on the styles of leadership and communication, with a technical focus on testing and quality assurance processes. This paper describes the methods used to identify and contact subjects, as well as the questions posed and some results.

Go to article

Using Flossmole Data In Determining Business Readiness Ratings, Tony Wasserman, Ashutosh Das Dec 2006

Using Flossmole Data In Determining Business Readiness Ratings, Tony Wasserman, Ashutosh Das

Tony Wasserman

This paper is a preliminary report on using FLOSSmole data retrieved from open source repositories (forges) to calculate Business Readiness Rating scores.

Go to article

Methods And Tools For Developing Interactive Information Systems: An Historical Perspective, Tony Wasserman Dec 2006

Methods And Tools For Developing Interactive Information Systems: An Historical Perspective, Tony Wasserman

Tony Wasserman

This paper describes the evolution of hardware and software technology over the past three decades, focusing on approaches for building interactive information systems and web applications. Successive generations of technology have used advances in hardware and software technology, along with increasingly sophisticated development methods and tools, to reduce development times and to produce a better user experience. After describing the key technology characteristics of each generation, this paper also describes the evolution of a specific methodology, User Software Engineering, from its origins in the 1970’s to its applicability to the development of modern applications.

Go to article

On-Chip Implementation Of High Speed And High Resolution Pipeline Radix 2 Fft Algorithm, Rozita Teymourzadeh, Masuri Othman Dec 2006

On-Chip Implementation Of High Speed And High Resolution Pipeline Radix 2 Fft Algorithm, Rozita Teymourzadeh, Masuri Othman

Dr. Rozita Teymourzadeh, CEng.

A new on-chip implementation of Fast Fourier Transform (FFT) based on Radix 2 is presented. The pipeline and parallel approaches are combined to introduce a new high speed FFT algorithm which increases resolution by using floating point calculations in its structures. The design has the merits of low complexity and high speed performance. Furthermore, latency reduction is an important issue to implement the high speed FFT on FPGA. The proposed FFT algorithm shows the latency of (N/2 log(2) N) + 11. Moreover, this algorithm has the advantage of low mean squared error (MSE) of 0.0001 which is preferable to Radix …

Go to article

Vlsi Implementation Of High Speed And High Resolution Fft Algorithm Based On Radix 2 For Dsp Application, Nooshin Mahdavi, Rozita Teymourzadeh, Masuri Othman Dec 2006

Vlsi Implementation Of High Speed And High Resolution Fft Algorithm Based On Radix 2 For Dsp Application, Nooshin Mahdavi, Rozita Teymourzadeh, Masuri Othman

Dr. Rozita Teymourzadeh, CEng.

Using Fast Fourier Transform (FFT) is indispensable in most signal processing applications. Designing an appropriate algorithm for the implementation of FFT can be efficacious in digital signal processing. Sophisticated techniques such as pipelining and parallel calculations have potential impacts on VLSI implementation of FFT algorithm. Furthermore, a mathematic approach such as floating point calculation achieves higher precision. In this paper, an efficient algorithm with using parallel and pipelining methods is proposed to implement high speed and high resolution FFT algorithm. Latency reduction is an important issue to implement the high speed FFT on FPGA. The Proposed FFT algorithm shows the …

Go to article