Open Access. Powered by Scholars. Published by Universities.®

Signal Processing Commons

Open Access. Powered by Scholars. Published by Universities.®

Physical Sciences and Mathematics

Air Force Institute of Technology

Theses and Dissertations

2001

Articles 1 - 2 of 2

Full-Text Articles in Signal Processing

An Objective Evaluation Of Four Sar Image Segmentation Algorithms, Jason B. Gregga Mar 2001

An Objective Evaluation Of Four Sar Image Segmentation Algorithms, Jason B. Gregga

Theses and Dissertations

Because of the large number of SAR images the Air Force generates and the dwindling number of available human analysts, automated methods must be developed. A key step towards automated SAR image analysis is image segmentation. There are many segmentation algorithms, but they have not been tested on a common set of images, and there are no standard test methods. This thesis evaluates four SAR image segmentation algorithms by running them on a common set of data and objectively comparing them to each other and to human segmentors. This objective comparison uses a multi-metric a approach with a set of …


A Low Power Application-Specific Integrated Circuit (Asic) Implementation Of Wavelet Transform/Inverse Transform, Daniel N. Harvala Mar 2001

A Low Power Application-Specific Integrated Circuit (Asic) Implementation Of Wavelet Transform/Inverse Transform, Daniel N. Harvala

Theses and Dissertations

A unique ASIC was designed implementing the Haar Wavelet transform for image compression/decompression. ASIC operations include performing the Haar wavelet transform on a 512 by 512 square pixel image, preparing the image for transmission by quantizing and thresholding the transformed data, and performing the inverse Haar wavelet transform, returning the original image with only minor degradation. The ASIC is based on an existing four-chip FPGA implementation. Implementing the design using a dedicated ASIC enhances the speed, decreases chip count to a single die, and uses significantly less power compared to the FPGA implementation. A reduction of RAM accesses was realized …