Open Access. Powered by Scholars. Published by Universities.®
- Discipline
- Keyword
-
- Algorithms (3)
- BRAMS (1)
- DCT (1)
- FFT (1)
- FPGA (1)
-
- FPGAS (1)
- Floating point library (1)
- Hardware (1)
- ISRA (1)
- Imaging systems (1)
- Operations (1)
- PCG (1)
- Phase Unwrapping (1)
- QR factorization (1)
- Reconfigurable Hardware (1)
- Signal processing (1)
- Signal processing--Digital techniques--Mathematics (1)
- Subsurface imaging (1)
- VHDL (1)
- Xilinx Microblaze (1)
Articles 1 - 4 of 4
Full-Text Articles in Computer Engineering
Hardware Implementation Of Image Space Reconstruction Algorithm Using Fpgas, Javier Morales, Nayda Santiago, Miriam Leeser, Alejandro Fernandez
Hardware Implementation Of Image Space Reconstruction Algorithm Using Fpgas, Javier Morales, Nayda Santiago, Miriam Leeser, Alejandro Fernandez
Miriam Leeser
The Image Space Reconstruction Algorithm (ISRA) has been used in hyperspectral imaging applications to monitor changes in the environment and specifically, changes in coral reef, mangrove, and sand in coastal areas. This algorithm is one of a set of iterative methods used in the hyperspectral imaging area to estimate abundance. However, ISRA is highly computational, making it difficult to obtain results in a timely manner. We present the use of specialized hardware in the implementation of this algorithm, specifically the use of VHDL and FPGAs. The implementation of ISRA algorithm has been divided into hardware and software units. The hardware …
Floating-Point Divide And Square Root For Efficient Fpga Implementation Of Image And Signal Processing Algorithms, Xiaojun Wang, Miriam Leeser
Floating-Point Divide And Square Root For Efficient Fpga Implementation Of Image And Signal Processing Algorithms, Xiaojun Wang, Miriam Leeser
Miriam Leeser
Division and square root are important operations in any high performance signal processing applications. We have implemented floating point division and square root based on Taylor series for the variable precision floating point library developed at the Reconfigurable Computing Laboratory at Northeastern. Our result shows that they are very well suited to FPGA implementations, and lead to a good tradeoff of area and latency. We implemented a floating-point K-means clustering algorithm and applied it to multispectral satellite images. The mean update is moved from host to FPGA hardware with the new fp_div module to reduce the communication between host and …
Field Programmable Gate Arrays To Accelerate Sub-Surface Imaging Problems, Miriam Leeser
Field Programmable Gate Arrays To Accelerate Sub-Surface Imaging Problems, Miriam Leeser
Miriam Leeser
No abstract provided.
Phase Unwrapping Using Reconfigurable Hardware, Sherman Braganza, Miriam Leeser, W. C. Warger Ii, C. M. Warner, C. A. Dimarzio
Phase Unwrapping Using Reconfigurable Hardware, Sherman Braganza, Miriam Leeser, W. C. Warger Ii, C. M. Warner, C. A. Dimarzio
Miriam Leeser
The most computationally intensive part of the minimum LP Norm phase unwrapping algorithm[1] (its kernel) is the 2D Discrete Cosine Transform(DCT) that computes the variable p in the equation Qp=c using the Preconditioned Conjugate Gradient (PCG) method. The separability of the DCT means that the 2D transform can be decomposed into a series of 1D DCTS that compute the transforms of the rows followed by the transforms of the columns. Furthermore, the DCT can be expressed in terms of a Fast Fourier Transform (FFT), which allows the hardware implementation to use a pre-designed FFT core. This poster presents a design …