Open Access. Powered by Scholars. Published by Universities.®

Physical Sciences and Mathematics Commons

Open Access. Powered by Scholars. Published by Universities.®

Missouri University of Science and Technology

Electrical and Computer Engineering Faculty Research & Creative Works

Articles 121 - 124 of 124

Full-Text Articles in Physical Sciences and Mathematics

Neuro Emission Controller For Minimizing Cyclic Dispersion In Spark Ignition Engines, Pingan He, Jagannathan Sarangapani Jan 2003

Neuro Emission Controller For Minimizing Cyclic Dispersion In Spark Ignition Engines, Pingan He, Jagannathan Sarangapani

Electrical and Computer Engineering Faculty Research & Creative Works

A novel neural network (NN) controller is developed to control spark ignition (SI) engines at extreme lean conditions. The purpose of neurocontroller is to reduce the cyclic dispersion at lean operation even when the engine dynamics are unknown. The stability analysis of the closed-loop control system is given and the boundedness of all signals is ensured. Results demonstrate that the cyclic dispersion is reduced significantly using the proposed controller. The neuro controller can also be extended to minimize engine emissions with high EGR levels, where similar complex cyclic dynamics are observed. Further, the proposed approach can be applied to control …


Rate-Based End-To-End Congestion Control Of Multimedia Traffic In Packet Switched Networks, Mingsheng Peng, S. R. Subramanya, Jagannathan Sarangapani Jan 2003

Rate-Based End-To-End Congestion Control Of Multimedia Traffic In Packet Switched Networks, Mingsheng Peng, S. R. Subramanya, Jagannathan Sarangapani

Electrical and Computer Engineering Faculty Research & Creative Works

This paper proposes an explicit rate-based end-to-end congestion control mechanism to alleviate congestion of multimedia traffic in packet switched networks such as the Internet. The congestion is controlled by adjusting the transmission rates of the sources in response to the feedback information from destination such as the buffer occupancy, packet arrival rate and service rate at the outgoing link, so that a desired quality of service (QoS) can be met. The QoS is defined in terms of packet loss ratio, transmission delay, power, and network utilization. Comparison studies demonstrate the effectiveness of the proposed scheme over New-Reno TCP (a variant …


Adaptive Critic-Based Neural Network Controller For Uncertain Nonlinear Systems With Unknown Deadzones, Pingan He, Jagannathan Sarangapani, S. N. Balakrishnan Jan 2002

Adaptive Critic-Based Neural Network Controller For Uncertain Nonlinear Systems With Unknown Deadzones, Pingan He, Jagannathan Sarangapani, S. N. Balakrishnan

Electrical and Computer Engineering Faculty Research & Creative Works

A multilayer neural network (NN) controller in discrete-time is designed to deliver a desired tracking performance for a class of nonlinear systems with input deadzones. This multilayer NN controller has an adaptive critic NN architecture with two NNs for compensating the deadzone nonlinearity and a third NN for approximating the dynamics of the nonlinear system. A reinforcement learning scheme in discrete-time is proposed for the adaptive critic NN deadzone compensator, where the learning is performed based on a certain performance measure, which is supplied from a critic. The adaptive generating NN rejects the errors induced by the deadzone whereas a …


Hardware Assists For High Performance Computing Using A Mathematics Of Arrays, Hardy J. Pottinger, W. Eatherton, J. Kelly, T. Schiefelbein, Lenore Mullin, R. Ziegler Jan 1995

Hardware Assists For High Performance Computing Using A Mathematics Of Arrays, Hardy J. Pottinger, W. Eatherton, J. Kelly, T. Schiefelbein, Lenore Mullin, R. Ziegler

Electrical and Computer Engineering Faculty Research & Creative Works

Work in progress at the University of Missouri-Rolla on hardware assists for high performance computing is presented. This research consists of a novel field programmable gate array (FPGA) based reconfigurable coprocessor board (the Chameleon Coprocessor) being used to evaluate hardware architectures for speedup of array computation algorithms. These algorithms are developed using a Mathematics of Arrays (MOA). They provide a means to generate addresses for data transfers that require less data movement than more traditional algorithms. In this manner, the address generation algorithms are acting as an intelligent data prefetching mechanism or special purpose cache controller. Software implementations have been …