Open Access. Powered by Scholars. Published by Universities.®

Electrical and Computer Engineering Commons

Open Access. Powered by Scholars. Published by Universities.®

Articles 1 - 2 of 2

Full-Text Articles in Electrical and Computer Engineering

An Open Framework For Highly Concurrent Real-Time Hardware-In-The-Loop Simulation, Ryan C. Underwood, Bruce M. Mcmillin, Mariesa Crow Aug 2008

An Open Framework For Highly Concurrent Real-Time Hardware-In-The-Loop Simulation, Ryan C. Underwood, Bruce M. Mcmillin, Mariesa Crow

Computer Science Faculty Research & Creative Works

Hardware-in-the-loop (HIL) real-time simulation is becoming a significant tool in prototyping complex, highly available systems. The HIL approach permits testing of hardware prototypes of components that would be extremely costly or difficult to test in the deployed environment. In power system simulation, key issues are the ability to wrap the systems of equations (such as Partial Differential Equations) describing the deployed environment into real-time software models, provide low synchronization overhead between the hardware and software, and reduce reliance on proprietary platforms. This paper introduces an open source HIL simulation framework that can be ported to any standard Unix-like system on …


Performance Study Of Mpls And Ds Techniques To Improve Qos Routing For Critical Applications On Ip Networks, Salim Alsharif, Mohammad Mehdi Shahsavari Apr 2008

Performance Study Of Mpls And Ds Techniques To Improve Qos Routing For Critical Applications On Ip Networks, Salim Alsharif, Mohammad Mehdi Shahsavari

Electrical Engineering and Computer Science Faculty Publications

This paper aims to analyze the QoS performance of two main technology mechanisms, Multi-Protocol Label Switching (MPLS) and Differentiated Services (DS). The introduction of both mechanisms to support throughput and delay sensitive real-time media traffic will have an impact on critical applications with respect to QoS and traffic engineering. MPLS is a traffic forwarding mechanism that allows traffic to use multiple paths and DS is a mechanism that provides for aggregate traffic to be classified and conditioned at the edge of the network routers. The two modeled techniques and their performance will be evaluated with respect to their end-to-end delay. …