Open Access. Powered by Scholars. Published by Universities.®

Electrical and Computer Engineering Commons

Open Access. Powered by Scholars. Published by Universities.®

Series

1998

Printed Circuit Design

Articles 1 - 2 of 2

Full-Text Articles in Electrical and Computer Engineering

Incorporating Vertical Discontinuities In Power-Bus Modeling Using A Mixed-Potential Integral Equation And Circuit Extraction Formulation, Jun Fan, Hao Shi, James L. Drewniak, Todd H. Hubing, Richard E. Dubroff, Thomas Van Doren Oct 1998

Incorporating Vertical Discontinuities In Power-Bus Modeling Using A Mixed-Potential Integral Equation And Circuit Extraction Formulation, Jun Fan, Hao Shi, James L. Drewniak, Todd H. Hubing, Richard E. Dubroff, Thomas Van Doren

Electrical and Computer Engineering Faculty Research & Creative Works

Noise on the DC power-bus attributed to device switching is among the primary sources of EMI and signal integrity problems. A mixed-potential integral equation formulation with circuit extraction approach is used to model the planar multi-layer power-bus geometry, which can also include arbitrary shaped power regions on multiple layers. Incorporating vertical discontinuities, e.g., decoupling capacitor interconnects, is a critical aspect of the modeling, and must be done properly since they are included as a lumped element model and not a part of the MPIE formulation. Agreement with experimental results demonstrate the present approach.


Modeling Multilayered Pcb Power-Bus Designs Using An Mpie Based Circuit Extraction Technique, Hao Shi, Jun Fan, James L. Drewniak, Todd H. Hubing, Thomas Van Doren Aug 1998

Modeling Multilayered Pcb Power-Bus Designs Using An Mpie Based Circuit Extraction Technique, Hao Shi, Jun Fan, James L. Drewniak, Todd H. Hubing, Thomas Van Doren

Electrical and Computer Engineering Faculty Research & Creative Works

A circuit extraction tool (CEMPIE) has been developed based on the mixed-potential integral equation (MPIE) using a quasi-static approximation. A power-bus in a multi-layered PCB consisting of a pair of dedicated ground and power planes is studied using this tool. The distributed behavior of a power-bus is represented by a collection of passive circuit elements, which is valid up to several gigahertz. The decoupling performance of a power-bus due to its layer spacing and the dielectric constant is evaluated for simple test geometries. The impact of the relative distance between the noise source and the potential receiver is also studied. …