Open Access. Powered by Scholars. Published by Universities.®

Engineering Commons

Open Access. Powered by Scholars. Published by Universities.®

Electrical and Computer Engineering

Virginia Commonwealth University

2009

FPGA

Articles 1 - 1 of 1

Full-Text Articles in Engineering

Efficient Implementation Of Raid-6 Encoding And Decoding On A Field Programmable Gate Array (Fpga), David Jacob Dec 2009

Efficient Implementation Of Raid-6 Encoding And Decoding On A Field Programmable Gate Array (Fpga), David Jacob

Theses and Dissertations

RAID-6 is a data encoding scheme used to provide single drive error detection and dual drive error correction for data redundancy on an array of disks. Here we present a thorough study of efficient implementations of RAID-6 on field programmable gate arrays (FPGAs). Since RAID-6 relies heavily on Galois Field Algebra (GFA), an efficient implementation of a GFA FPGA library is also presented. Through rigorous performance analysis, this work shows the most efficient ways to tradeoff FPGA resources and execution time when implementing GFA functions as well as RAID-6 encoding and decoding.