Open Access. Powered by Scholars. Published by Universities.®

Computer Engineering Commons

Open Access. Powered by Scholars. Published by Universities.®

Articles 1 - 5 of 5

Full-Text Articles in Computer Engineering

Bemdec: An Adaptive And Robust Methodology For Digital Image Feature Extraction, Isaac Kueth Gang Dec 2010

Bemdec: An Adaptive And Robust Methodology For Digital Image Feature Extraction, Isaac Kueth Gang

Dissertations

The intriguing study of feature extraction, and edge detection in particular, has, as a result of the increased use of imagery, drawn even more attention not just from the field of computer science but also from a variety of scientific fields. However, various challenges surrounding the formulation of feature extraction operator, particularly of edges, which is capable of satisfying the necessary properties of low probability of error (i.e., failure of marking true edges), accuracy, and consistent response to a single edge, continue to persist. Moreover, it should be pointed out that most of the work in the area of feature …


Pattern Recognition For Fault Detection, Classification, And Localization In Electrical Power Systems, Qais Hashim Alsafasfeh Aug 2010

Pattern Recognition For Fault Detection, Classification, And Localization In Electrical Power Systems, Qais Hashim Alsafasfeh

Dissertations

The longer it takes to identify and repair a fault, the more damage may result in the electrical power system, especially in periods of peak loads, which could lead to the collapse of the system, causing the power outage to extend for a longer period and larger parts of the electrical network. Reducing the outage time and immediate restoration of service can be achieved if the fault type and location are determined in a timely and precise manner.

An integrated algorithm that is based on generating unique signatures from the electric current signal to detect, classify, and localize a fault …


Hardware Support For Real-Time Network Security And Packet Classification Using Field Programmable Gate Arrays, Nitesh Bhicu Guinde May 2010

Hardware Support For Real-Time Network Security And Packet Classification Using Field Programmable Gate Arrays, Nitesh Bhicu Guinde

Dissertations

Deep packet inspection and packet classification are the most computationally expensive operations in a Network Intrusion Detection (NID) system. Deep packet inspection involves content matching where the payload of the incoming packets is matched against a set of signatures in the database. Packet classification involves inspection of the packet header fields and is basically a multi-dimensional matching problem. Any matching in software is very slow in comparison to current network speeds. Also, both of these problems need a solution which is scalable and can work at high speeds. Due to the high complexity of these matching problems, only Field-Programmable Gate …


Design Of Adaptive Collective Foraging In Swarm Robotic Systems, Hanyi Dai May 2010

Design Of Adaptive Collective Foraging In Swarm Robotic Systems, Hanyi Dai

Dissertations

Inspired by the collective behavior observed in biological colonies, swarm robotics is a new approach to design a distributed control algorithm in order to coordinate a group of simple robots performing a complex group task. With only limited computation and communication ability of individual robots, one of the challenges in designing such multi-robotic systems is to understand the effect of individual robots behavior on the group performance. This thesis dedicates the research to designing a set of local interaction and adaptation rule for individual robots so that optimized collective foraging performance can be achieved at group level.

The research starts …


Soft-Error Resilient On-Chip Memory Structures, Shuai Wang Jan 2010

Soft-Error Resilient On-Chip Memory Structures, Shuai Wang

Dissertations

Soft errors induced by energetic particle strikes in on-chip memory structures, such as L1 data/instruction caches and register files, have become an increasing challenge in designing new generation reliable microprocessors. Due to their transient/random nature, soft errors cannot be captured by traditional verification and testing process due to the irrelevancy to the correctness of the logic. This dissertation is thus focusing on the reliability characterization and cost-effective reliable design of on-chip memories against soft errors.

Due to various performance, area/size, and energy constraints in various target systems, many existing unoptimized protection schemes on cache memories may eventually prove significantly inadequate …