Open Access. Powered by Scholars. Published by Universities.®
- Keyword
-
- Algorithms--Data processing (1)
- Arithmetic – Computer programs (1)
- Binary-coded decimal system (1)
- Computer algorithms (1)
- Computer networks (1)
-
- Decimal system (1)
- Differential equations (1)
- FPGA (1)
- Field programmable gate arrays (1)
- Generators (Computer programs) (1)
- Hardware-software co-design (1)
- High performance computing (1)
- Inferior olive neurons (1)
- LabVIEW FPGA (1)
- Parallel Computer Architecture (1)
- Reconfigurable device (1)
- Switching theory--Data processing (1)
- Xilinx system generator (1)
- Publication
- Publication Type
Articles 1 - 4 of 4
Full-Text Articles in Computer Engineering
On High-Performance Parallel Decimal Fixed-Point Multiplier Designs, Ming Zhu
On High-Performance Parallel Decimal Fixed-Point Multiplier Designs, Ming Zhu
College of Engineering: Graduate Celebration Programs
Decimal computations are required in finance, and etc.
- Precise representation for decimals (E.g. 0.2, 0.7… )
- Performance Requirements (Software simulations are very slow)
Hardware-Software Co-Design, Acceleration And Prototyping Of Control Algorithms On Reconfigurable Platforms, Desta Kumsa Edosa
Hardware-Software Co-Design, Acceleration And Prototyping Of Control Algorithms On Reconfigurable Platforms, Desta Kumsa Edosa
UNLV Theses, Dissertations, Professional Papers, and Capstones
Differential equations play a significant role in many disciplines of science and engineering. Solving and implementing Ordinary Differential Equations (ODEs) and partial Differential Equations (PDEs) effectively are very essential as most complex dynamic systems are modeled based on these equations. High Performance Computing (HPC) methodologies are required to compute and implement complex and data intensive applications modeled by differential equations at higher speed. There are, however, some challenges and limitations in implementing dynamic system, modeled by non-linear ordinary differential equations, on digital hardware. Modeling an integrator involves data approximation which results in accuracy error if data values are not considered …
Efficient Scheduling For Sdmg Cioq Switches, Mei Yang, S. Q. Zheng
Efficient Scheduling For Sdmg Cioq Switches, Mei Yang, S. Q. Zheng
Electrical & Computer Engineering Faculty Research
Combined input and output queuing (CIOQ) switches are being considered as high-performance switch architectures due to their ability to achieve 100% throughput and perfectly emulate output queuing (OQ) switch performance with a small speedup factor S. To realize a speedup factor S, a conventional CIOQ switch requires the switching fabric and memories to operate S times faster than the line rate. In this paper, we propose to use a CIOQ switch with space-division multiplexing expansion and grouped input/output ports (SDMG CIOQ switch for short) to realize speedup while only requiring the switching fabric and memories to operate at the line …
A Fast And Simple Algorithm For Computing M-Shortest Paths In State Graph, M. Sherwood, Laxmi P. Gewali, Henry Selvaraj, Venkatesan Muthukumar
A Fast And Simple Algorithm For Computing M-Shortest Paths In State Graph, M. Sherwood, Laxmi P. Gewali, Henry Selvaraj, Venkatesan Muthukumar
Electrical & Computer Engineering Faculty Research
We consider the problem of computing m shortest paths between a source node s and a target node t in a stage graph. Polynomial time algorithms known to solve this problem use complicated data structures. This paper proposes a very simple algorithm for computing all m shortest paths in a stage graph efficiently. The proposed algorithm does not use any complicated data structure and can be implemented in a straightforward way by using only array data structure. This problem appears as a sub-problem for planning risk reduced multiple k-legged trajectories for aerial vehicles.