Open Access. Powered by Scholars. Published by Universities.®
- Keyword
-
- 5G (1)
- 6G (1)
- AMBA Advanced High-Performance Bus (AHB) and Advanced eXensible Interface (AXI) (1)
- Actuated Signal Controller (1)
- Advanced Encryption Standard (AES) (1)
-
- Affective Computing (1)
- Analog Beamforming (1)
- Analog to digital converter (1)
- Antenna arrays (1)
- Artificial Intelligence (1)
- Assured Green Period (1)
- CPU (1)
- Calibration (1)
- Cloud Computing (1)
- Computer architecture (1)
- Connected Vehicle (1)
- DNA Sequencing (1)
- Deep Learning (1)
- Design Automation (1)
- Digital Beamforming (1)
- Digital Signal Processing (1)
- Electrical engineering (1)
- Embedded systems (1)
- Energy (1)
- GPU (1)
- Genomics (1)
- Hardware-in-the-Loop Simulation (1)
- High Performance Bus Architecture (1)
- High Security (1)
- Hilbert Curve (1)
Articles 1 - 8 of 8
Full-Text Articles in Computer Engineering
Hardware-In-The-Loop Simulation To Evaluate The Performance And Constraints Of The Red-Light Violation Warning Application On Arterial Roads, Mahmoud Arafat
Hardware-In-The-Loop Simulation To Evaluate The Performance And Constraints Of The Red-Light Violation Warning Application On Arterial Roads, Mahmoud Arafat
FIU Electronic Theses and Dissertations
Understanding the safety and mobility impacts of Connected Vehicle (CV) applications is critical for ensuring effective implementations of these applications. This dissertation provides an assessment of the safety and mobility impacts of the Red-Light Violation Warning (RLVW), a CV-based application at signalized intersections, under pre-timed signal control and semi-actuated signal control utilizing Emulator-in-the-loop (EILS), Software-in-the-loop (SILS), and Hardware-in-the-loop simulation (HILS) environments. Modern actuated traffic signal controllers contain several features with which controllers can provide varying green intervals for actuated phases, skip phases, and terminate phases depending on the traffic demand fluctuation from cycle to cycle. With actuated traffic signal operations, …
Digital And Mixed Domain Hardware Reduction Algorithms And Implementations For Massive Mimo, Najath A. Mohomed
Digital And Mixed Domain Hardware Reduction Algorithms And Implementations For Massive Mimo, Najath A. Mohomed
FIU Electronic Theses and Dissertations
Emerging 5G and 6G based wireless communications systems largely rely on multiple-input-multiple-output (MIMO) systems to reduce inherently extensive path losses, facilitate high data rates, and high spatial diversity. Massive MIMO systems used in mmWave and sub-THz applications consists of hundreds perhaps thousands of antenna elements at base stations. Digital beamforming techniques provide the highest flexibility and better degrees of freedom for phased antenna arrays as compared to its analog and hybrid alternatives but has the highest hardware complexity.
Conventional digital beamformers at the receiver require a dedicated analog to digital converter (ADC) for every antenna element, leading to ADCs for …
Scalable Profiling And Visualization For Characterizing Microbiomes, Camilo Valdes
Scalable Profiling And Visualization For Characterizing Microbiomes, Camilo Valdes
FIU Electronic Theses and Dissertations
Metagenomics is the study of the combined genetic material found in microbiome samples, and it serves as an instrument for studying microbial communities, their biodiversities, and the relationships to their host environments. Creating, interpreting, and understanding microbial community profiles produced from microbiome samples is a challenging task as it requires large computational resources along with innovative techniques to process and analyze datasets that can contain terabytes of information.
The community profiles are critical because they provide information about what microorganisms are present in the sample, and in what proportions. This is particularly important as many human diseases and environmental disasters …
Algorithms And Circuits For Analog-Digital Hybrid Multibeam Arrays, Paboda Viduneth A. Beruwawela Pathiranage
Algorithms And Circuits For Analog-Digital Hybrid Multibeam Arrays, Paboda Viduneth A. Beruwawela Pathiranage
FIU Electronic Theses and Dissertations
Fifth generation (5G) and beyond wireless communication systems will rely heavily on larger antenna arrays combined with beamforming to mitigate the high free-space path-loss that prevails in millimeter-wave (mmW) and above frequencies. Sharp beams that can support wide bandwidths are desired both at the transmitter and the receiver to leverage the glut of bandwidth available at these frequency bands. Further, multiple simultaneous sharp beams are imperative for such systems to exploit mmW/sub-THz wireless channels using multiple reflected paths simultaneously. Therefore, multibeam antenna arrays that can support wider bandwidths are a key enabler for 5G and beyond systems.
In general, N- …
Non-Intrusive Affective Assessment In The Circumplex Model From Pupil Diameter And Facial Expression Monitoring, Sudarat Tangnimitchok
Non-Intrusive Affective Assessment In The Circumplex Model From Pupil Diameter And Facial Expression Monitoring, Sudarat Tangnimitchok
FIU Electronic Theses and Dissertations
Automatic methods for affective assessment seek to enable computer systems to recognize the affective state of their users. This dissertation proposes a system that uses non-intrusive measurements of the user’s pupil diameter and facial expression to characterize his /her affective state in the Circumplex Model of Affect. This affective characterization is achieved by estimating the affective arousal and valence of the user’s affective state.
In the proposed system the pupil diameter signal is obtained from a desktop eye gaze tracker, while the face expression components, called Facial Animation Parameters (FAPs) are obtained from a Microsoft Kinect module, which also captures …
Memory-Aware Scheduling For Fixed Priority Hard Real-Time Computing Systems, Gustavo A. Chaparro-Baquero
Memory-Aware Scheduling For Fixed Priority Hard Real-Time Computing Systems, Gustavo A. Chaparro-Baquero
FIU Electronic Theses and Dissertations
As a major component of a computing system, memory has been a key performance and power consumption bottleneck in computer system design. While processor speeds have been kept rising dramatically, the overall computing performance improvement of the entire system is limited by how fast the memory can feed instructions/data to processing units (i.e. so-called memory wall problem). The increasing transistor density and surging access demands from a rapidly growing number of processing cores also significantly elevated the power consumption of the memory system. In addition, the interference of memory access from different applications and processing cores significantly degrade the …
The Thermal-Constrained Real-Time Systems Design On Multi-Core Platforms -- An Analytical Approach, Shi Sha
The Thermal-Constrained Real-Time Systems Design On Multi-Core Platforms -- An Analytical Approach, Shi Sha
FIU Electronic Theses and Dissertations
Over the past decades, the shrinking transistor size enabled more transistors to be integrated into an IC chip, to achieve higher and higher computing performances. However, the semiconductor industry is now reaching a saturation point of Moore’s Law largely due to soaring power consumption and heat dissipation, among other factors. High chip temperature not only significantly increases packing/cooling cost, degrades system performance and reliability, but also increases the energy consumption and even damages the chip permanently. Although designing 2D and even 3D multi-core processors helps to lower the power/thermal barrier for single-core architectures by exploring the thread/process level parallelism, the …
A High Performance Advanced Encryption Standard (Aes) Encrypted On-Chip Bus Architecture For Internet-Of-Things (Iot) System-On-Chips (Soc), Xiaokun Yang
FIU Electronic Theses and Dissertations
With industry expectations of billions of Internet-connected things, commonly referred to as the IoT, we see a growing demand for high-performance on-chip bus architectures with the following attributes: small scale, low energy, high security, and highly configurable structures for integration, verification, and performance estimation.
Our research thus mainly focuses on addressing these key problems and finding the balance among all these requirements that often work against each other. First of all, we proposed a low-cost and low-power System-on-Chips (SoCs) architecture (IBUS) that can frame data transfers differently. The IBUS protocol provides two novel transfer modes – the block and state …