Open Access. Powered by Scholars. Published by Universities.®

Computer Engineering Commons

Open Access. Powered by Scholars. Published by Universities.®

Articles 1 - 9 of 9

Full-Text Articles in Computer Engineering

A Nano-Drone Safety Architecture, Connor J. Sexton Jun 2022

A Nano-Drone Safety Architecture, Connor J. Sexton

Master's Theses

As small-form factor drones grow more intelligent, they increasingly require more sophisticated capabilities to record sensor data and system state, ensuring safe and improved operation. Already regulations for black boxes, electronic data recorders (EDRs), for determining liabilities and improving the safety of large-form factor autonomous vehicles are becoming established. Conventional techniques use hardened memory storage units that conserve all sensor (visual) and system operational state; and N-way redundant models for detecting uncertainty in system operation. For small-form factor drones, which are highly limited by weight, power, and computational resources, these techniques become increasingly prohibitive. In this paper, we propose a …


Scalable Cognitive Radio Network Testbed In Real Time, Kevin Z. Yu Jun 2021

Scalable Cognitive Radio Network Testbed In Real Time, Kevin Z. Yu

Master's Theses

Modern society places an increasingly high demand on data transmission. Much of that data transmission takes place through communication over the frequency spectrum. The channels on the spectrum are limited resources. Researchers realize that at certain times of day some channels are overloaded, while others are not being fully utilized. A spectrum management system may be beneficial to remedy this efficiency issue. One of the proposed systems, Cognitive Radio Network (CRN), has progressed over the years thanks to studies on a wide range of subjects, including geolocation, data throughput rate, and channel handoff selection algorithm, which provide fundamental support for …


Smart Dc Wall Outlet Design With Improved Load Voltage Detection, Patrick Donovon Granieri Jun 2019

Smart Dc Wall Outlet Design With Improved Load Voltage Detection, Patrick Donovon Granieri

Master's Theses

A standard home in the United States has access to the 120V AC power grid for use with home appliances. Many electronics used at home are powered by a DC power supply, which loses energy in the conversion from AC power. The DC House project avoids any conversion between AC and DC by storing energy in batteries as DC power and supplying it directly to DC appliances. While AC systems feature a standardized output voltage, no such standard exists for DC systems. The Smart DC Wall Outlet solves this by automatically adjusting its output voltage to meet any required DC …


The Design, Building, And Testing Of A Constant On Discreet Jammer For The Ieee 802.15.4/Zigbee Wireless Communication Protocol, Alexandre J. Marette Jun 2018

The Design, Building, And Testing Of A Constant On Discreet Jammer For The Ieee 802.15.4/Zigbee Wireless Communication Protocol, Alexandre J. Marette

Master's Theses

As wireless protocols become easier to implement, more products come with wireless connectivity. This latest push for wireless connectivity has left a gap in the development of the security and the reliability of some protocols. These wireless protocols can be used in the growing field of IoT where wireless sensors are used to share information throughout a network. IoT is being implemented in homes, agriculture, manufactory, and in the medical field. Disrupting a wireless device from proper communication could potentially result in production loss, security issues, and bodily harm. The 802.15.4/ZigBee protocol is used in low power, low data rate, …


Mos Current Mode Logic (Mcml) Analysis For Quiet Digital Circuitry And Creation Of A Standard Cell Library For Reducing The Development Time Of Mixed Signal Chips, David Marusiak Jun 2014

Mos Current Mode Logic (Mcml) Analysis For Quiet Digital Circuitry And Creation Of A Standard Cell Library For Reducing The Development Time Of Mixed Signal Chips, David Marusiak

Master's Theses

Many modern digital systems use forms of CMOS logical implementation due to the straight forward design nature of CMOS logic and minimal device area since CMOS uses fewer transistors than other logic families. To achieve high-performance requirements in mixed-signal chip development and quiet, noiseless circuitry, this thesis provides an alternative toCMOSin the form of MOS Current Mode Logic (MCML). MCML dissipates constant current and does not produce noise during value changing in a circuit CMOS circuits do. CMOS logical networks switch during clock ticks and with every device switching, noise is created on the supply and ground to deal with …


Design Of A Low Power Cargo Security Device Using A Micropower Ultra-Wideband Impulse Radar, Brian M. Wihl Dec 2013

Design Of A Low Power Cargo Security Device Using A Micropower Ultra-Wideband Impulse Radar, Brian M. Wihl

Master's Theses

Each year, thousands of cargo containers are broken into during shipping, costing billions of dollars in lost and damaged goods. In addition to removing its contents, intruders can also add unwanted and dangerous materials to a container, posing a threat to National Security. The possibilities of cargo container break-ins require that the containers go through check points at which they are physically searched. These searches often require the opening of the container, unloading and inspecting all cargo, and then loading the container and resealing it. This is a long and costly process.

Because of the high costs of break-ins and …


Digital Control Board For Phased Array Antenna Beam Steering In Adaptive Communication Applications, Mayur Bansal Nov 2013

Digital Control Board For Phased Array Antenna Beam Steering In Adaptive Communication Applications, Mayur Bansal

Master's Theses

The application of adaptive communication techniques for mobile communications has attracted considerable interest in the last decade. One example of these techniques is spatial filtering through planar antenna array beam forming.

This thesis describes the development of a digital system that adaptively controls a phased array antenna. The radiating structure of the phased antenna array is tetrahedral-shaped and contains four antenna elements on each of its three faces. The overall system comprises of a digital control board with an external computer interface, an RF control board, and the phased antenna array. The RF controls the main lobe direction on the …


Universal Engineering Programmer – An In-House Development Tool For Developing And Testing Implantable Medical Devices In St. Jude Medical, Khoa Tat Do Mar 2011

Universal Engineering Programmer – An In-House Development Tool For Developing And Testing Implantable Medical Devices In St. Jude Medical, Khoa Tat Do

Master's Theses

During development and testing of the functionality of the pacemaker and defibrillator device, engineers in the St. Jude Medical Cardiac Rhythm Management Division use an in-house development tool called Universal Engineering Programmer (UEP) to ensure the device functions as expected, before it can be used to test on an animal or a human during the implantation process. In addition, some applications of UEP are incorporated into the official releases of the device product. UEP has been developed and used by engineers across departments in the St. Jude Medical Cardiac Rhythm Management Division (CRMD). This thesis covers the flexible and reusable …


Asynchronous Mips Processors: Educational Simulations, Robert L. Webb Aug 2010

Asynchronous Mips Processors: Educational Simulations, Robert L. Webb

Master's Theses

The system clock has been omnipresent in most mainstream chip designs. While simplifying many design problems the clock has caused the problems of clock skew, high power consumption, electromagnetic interference, and worst-case performance. In recent years, as the timing constraints of synchronous designs have been squeezed ever tighter, the efficiencies of asynchronous designs have become more attractive. By removing the clock, these issues can be mitigated. How- ever, asynchronous designs are generally more complex and difficult to debug. In this paper I discuss the advantages of asynchronous processors and the specifics of some asynchronous designs, outline the roadblocks to asynchronous …