Open Access. Powered by Scholars. Published by Universities.®
- Keyword
-
- AMBA Advanced High-Performance Bus (AHB) and Advanced eXensible Interface (AXI) (1)
- Advanced Encryption Standard (AES) (1)
- Design Automation (1)
- Gateway placement (1)
- High Performance Bus Architecture (1)
-
- High Security (1)
- Hybrid AMI network (1)
- IEEE 802.11s-based AMI network (1)
- Internet-of-Things (IoT) (1)
- LTE (1)
- Layered and cross layered protocol (1)
- Low Power (1)
- Network interoperability (1)
- Path error aware retransmission timeout (1)
- Performance Evaluation Methodology (1)
- Piggybacking ARP (1)
- Smart meter data reporting strategy (1)
- Spanning tree (1)
- System-on-Chips (SoC) (1)
- Universal Verification Methodology (UVM) (1)
- Valid Data Bandwidth (1)
Articles 1 - 2 of 2
Full-Text Articles in Computer Engineering
Performance Optimization Of Network Protocols For Ieee 802.11s-Based Smart Grid Communications, Nico Saputro
Performance Optimization Of Network Protocols For Ieee 802.11s-Based Smart Grid Communications, Nico Saputro
FIU Electronic Theses and Dissertations
The transformation of the legacy electric grid to Smart Grid (SG) poses numerous challenges in the design and development of an efficient SG communications network. While there has been an increasing interest in identifying the SG communications network and possible SG applications, specific research challenges at the network protocol have not been elaborated yet. This dissertation revisited each layer of a TCP/IP protocol stack which basically was designed for a wired network and optimized their performance in IEEE 802.11s-based Advanced Metering Infrastructure (AMI) communications network against the following challenges: security and privacy, AMI data explosion, periodic simultaneous data reporting scheduling, …
A High Performance Advanced Encryption Standard (Aes) Encrypted On-Chip Bus Architecture For Internet-Of-Things (Iot) System-On-Chips (Soc), Xiaokun Yang
FIU Electronic Theses and Dissertations
With industry expectations of billions of Internet-connected things, commonly referred to as the IoT, we see a growing demand for high-performance on-chip bus architectures with the following attributes: small scale, low energy, high security, and highly configurable structures for integration, verification, and performance estimation.
Our research thus mainly focuses on addressing these key problems and finding the balance among all these requirements that often work against each other. First of all, we proposed a low-cost and low-power System-on-Chips (SoCs) architecture (IBUS) that can frame data transfers differently. The IBUS protocol provides two novel transfer modes – the block and state …