Open Access. Powered by Scholars. Published by Universities.®

Engineering Commons

Open Access. Powered by Scholars. Published by Universities.®

Electrical and Electronics

PDF

Legacy Theses & Dissertations (2009 - 2024)

Metal oxide semiconductor field-effect transistors

Articles 1 - 6 of 6

Full-Text Articles in Engineering

Characterization Of Wide-Bandgap Sic Field Effect Transistors And Their Active Gate Driving Circuit In High Power Applications, Arijit Sengupta Aug 2021

Characterization Of Wide-Bandgap Sic Field Effect Transistors And Their Active Gate Driving Circuit In High Power Applications, Arijit Sengupta

Legacy Theses & Dissertations (2009 - 2024)

Silicon Carbide (SiC) devices are slowly becoming one of the most reliable choices for high power density, high switching frequency applications with higher efficiency than Gallium Nitride (GaN) and Silicon (Si) devices. For a wide range of applications, such as Electric Motor Drives, Switching Power Supplies, and Renewable Energy Circuits, SiC devices are being tested and are found to yield prominent results.In this research, the characterization of two similarly rated commercially available SiC devices - a trench Metal-Oxide-Semiconductor Field-Effect Transistor (MOSFET) and a cascoded Junction Field Effect Transistor (JFET) are done. It is followed by a comparative analysis of both …


Exploring Gated Nanoelectronic Devices Fabricated From 1d And 2d Materials, Prathamesh A. Dhakras Jan 2019

Exploring Gated Nanoelectronic Devices Fabricated From 1d And 2d Materials, Prathamesh A. Dhakras

Legacy Theses & Dissertations (2009 - 2024)

One and two dimensional materials are being extensively researched toward potential application as ultra-thin body channel materials. The difficulty of implementing physical doping methods in these materials has necessitated various alternative doping schemes, the most promising of which is the electrostatic gating technique due to its reconfigurability. This dissertation explores the different fundamental devices that can be fabricated and characterized by taking advantage of the electrostatic gating of individual single-walled carbon nanotubes (SWNTs), dense SWNT networks and exfoliated 2D tungsten diselenide (WSe2) flakes.


Development Of Iii-Sb Based Technologies For P-Channel Mosfet In Cmos Applications, Shailesh Kumar Madisetti Jan 2016

Development Of Iii-Sb Based Technologies For P-Channel Mosfet In Cmos Applications, Shailesh Kumar Madisetti

Legacy Theses & Dissertations (2009 - 2024)

The continuous scaling of silicon CMOS predicts the end of roadmap due to the difficulties such as that arise from electrostatic integrity, design complexities, and power dissipation. These fundamental and practical limitations bring the need for innovative design architectures or alternate materials with higher carrier transport than current Si based materials. New device designs such as multigate/gate-all-around architectures improve electrostatics while alternate materials like III-Vs such as III-As for electrons and III-Sbs for holes increase operational speed, lower power dissipation and thereby improve performance of the transistors due to their low effective mass and faster transport properties. Further, application of …


Extraction Of Carrier Mobility And Interface Trap Density In Ingaas Metal Oxide Semiconductor Structures Using Gated Hall Method, Thenappan Chidambaram Jan 2015

Extraction Of Carrier Mobility And Interface Trap Density In Ingaas Metal Oxide Semiconductor Structures Using Gated Hall Method, Thenappan Chidambaram

Legacy Theses & Dissertations (2009 - 2024)

III-V semiconductors are potential candidates to replace Si as a channel material in next generation CMOS integrated circuits owing to their superior carrier mobilities. Low density of states (DOS) and typically high interface and border trap densities (Dit) in high mobility group III-V semiconductors provide difficulties in quantification of Dit near the conduction band edge. The trap response above the threshold voltage of a MOSFET can be very fast, and conventional Dit extraction methods, based on capacitance/conductance response (CV methods) of MOS capacitors at frequencies <1MHz, cannot distinguish conducting and trapped carriers. In addition, the CV methods have to deal with high dispersion in the accumulation region that makes it a difficult task to measure the true oxide capacitance, Cox value. Another implication of these properties of III-V interfaces is an ambiguity of determination of electron density in the MOSFET channel. Traditional evaluation of carrier density by integration of the C-V curve, gives incorrect values for Dit and mobility. Here we employ gated Hall method to quantify the Dit spectrum at the high-κ oxide/III-V semiconductor interface for buried and surface channel devices using Hall measurement and capacitance-voltage data. Determination of electron density directly from Hall measurements allows for obtaining true mobility values


Study Of Millisecond Laser Annealing On Ion Implanted Soi And Application To Scaled Finfet Technology, Tyler J. Michalak Jan 2015

Study Of Millisecond Laser Annealing On Ion Implanted Soi And Application To Scaled Finfet Technology, Tyler J. Michalak

Legacy Theses & Dissertations (2009 - 2024)

The fabrication of metal-oxide-semiconductor field effect transistors (MOSFET) requires the engineering of low resistance, low leakage, and extremely precise p-n junctions. The introduction of finFET technology has introduced new challenges for traditional ion implantation and annealing techniques in junction design as the fin widths continue to decrease for improved short channel control. This work investigates the use of millisecond scanning laser annealing in the formation of n-type source/drain junctions in next generation MOSFET.


Development Of Iii-V P-Mosfets With High-Kappa Gate Stack For Future Cmos Applications, Padmaja Nagaiah Jan 2012

Development Of Iii-V P-Mosfets With High-Kappa Gate Stack For Future Cmos Applications, Padmaja Nagaiah

Legacy Theses & Dissertations (2009 - 2024)

As the semiconductor industry approaches the limits of traditional silicon CMOS scaling, non-silicon materials and new device architectures are gradually being introduced to improve Si integrated circuit performance and continue transistor scaling. Recently, the replacement of SiO2 with a high-k material (HfO2) as gate dielectric has essentially removed one of the biggest advantages of Si as channel material. As a result, alternate high mobility materials are being considered to replace Si in the channel to achieve higher drive currents and switching speeds. III-V materials in particular have become of great interest as channel materials, owing to their superior electron transport …