Physical Sciences and Mathematics Commons^™

Fast Inner Product Computation On Short Buses, R. Lin, S. Olariu

Computer Science Faculty Publications

We propose a VLSI inner product processor architecture involving broadcasting only over short buses (containing less than 64 switches). The architecture leads to an efficient algorithm for the inner product computation. Specifically, it takes 13 broadcasts, each over less than 64 switches, plus 2 carry-save additions (t_csa) and 2 carry-lookahead additions (t_cla) to compute the inner product of two arrays of N = 2⁹ elements, each consisting of m = 64 bits. Using the same order of VLSI area, our algorithm runs faster than the best known fast inner product algorithm of Smith and Torng …