Open Access. Powered by Scholars. Published by Universities.®

Physical Sciences and Mathematics Commons

Open Access. Powered by Scholars. Published by Universities.®

Computer Sciences

Old Dominion University

Series

2015

Delaunay mesh refinement

Articles 1 - 2 of 2

Full-Text Articles in Physical Sciences and Mathematics

Scalable 3d Hybrid Parallel Delaunay Image-To-Mesh Conversion Algorithm For Distributed Shared Memory Architectures, Daming Feng, Christos Tsolakis, Andrey N. Chernikov, Nikos P. Chrisochoides Jan 2015

Scalable 3d Hybrid Parallel Delaunay Image-To-Mesh Conversion Algorithm For Distributed Shared Memory Architectures, Daming Feng, Christos Tsolakis, Andrey N. Chernikov, Nikos P. Chrisochoides

Computer Science Faculty Publications

In this paper, we present a scalable three dimensional hybrid parallel Delaunay image-to-mesh conversion algorithm (PDR.PODM) for distributed shared memory architectures. PDR.PODM is able to explore parallelism early in the mesh generation process because of the aggressive speculative approach employed by the Parallel Optimistic Delaunay Mesh generation algorithm (PODM). In addition, it decreases the communication overhead and improves data locality by making use of a data partitioning scheme offered by the Parallel Delaunay Refinement algorithm (PDR). PDR.PODM utilizes an octree structure to decompose the initial mesh and to distribute the bad elements to different octree leaves (subregions). A set of …


Extreme-Scale Parallel Mesh Generation: Telescopic Approach, Nikos Chrisochoides, Andrey Chernikov, Daming Feng, Christos Tsolakis Jan 2015

Extreme-Scale Parallel Mesh Generation: Telescopic Approach, Nikos Chrisochoides, Andrey Chernikov, Daming Feng, Christos Tsolakis

Computer Science Faculty Publications

In this poster we focus and present our preliminary results pertinent to the integration of multiple parallel Delaunay mesh generation methods into a coherent hierarchical framework. The goal of this project is to study our telescopic approach and to develop Delaunay-based methods to explore concurrency at all hardware layers using abstractions at (a) medium-grain level for many cores within a single chip and (b) coarse-grain level, i.e., sub-domain level using proper error metric- and application-specific continuous decomposition methods.