Open Access. Powered by Scholars. Published by Universities.®

Engineering Commons

Open Access. Powered by Scholars. Published by Universities.®

Electrical and Electronics

Boise State University Theses and Dissertations

Theses/Dissertations

4 phase non-overlapping clock

Articles 1 - 1 of 1

Full-Text Articles in Engineering

Gain And Offset Error Correction For Cmos Image Sensor Using Delta-Sigma Modulation, Kuang Ming Yap May 2010

Gain And Offset Error Correction For Cmos Image Sensor Using Delta-Sigma Modulation, Kuang Ming Yap

Boise State University Theses and Dissertations

A delta-sigma modulation analog-to-digital converter (ADC) has many benefits over the use of a pipeline ADC in a CMOS image sensor. These benefits include lower power, noise reduction, ease of maximizing the input range, and simpler signal routing for large arrays. Multiple delta-sigma modulation ADCs are required in a CMOS image sensor, one for each pixel column. Any voltage threshold mismatch between ADCs will introduce gain and offset errors in the ADC's transfer function. These errors will lead to fixed-pattern noise. Correcting gain and offset error for every ADCs in the image sensor will require a complex digital signal processor. …