Open Access. Powered by Scholars. Published by Universities.®

Engineering Commons

Open Access. Powered by Scholars. Published by Universities.®

Electrical and Computer Engineering

Power

Brigham Young University

Articles 1 - 2 of 2

Full-Text Articles in Engineering

Power Side-Channel Dac Implementations For Xilinx Fpgas, Daniel Chase Savory Apr 2014

Power Side-Channel Dac Implementations For Xilinx Fpgas, Daniel Chase Savory

Theses and Dissertations

This thesis presents a novel power side-channel DAC (PS-DAC) which is constructed from user-controllable short circuits in FPGAs and which manipulate overall system power through dynamic power dissipation. Alternately, similar PS-DACs are created using shift-register primitives(SRL16E) which manipulate system power through switching logic, for means of comparison with short-circuit-based PS-DACs. PS-DACs are created of various sizes using both short-circuit-based and shift-register-based methods. These PS-DACs are characterized in terms of output linearity,monotonicity, and frequency distortion. Applications explored in this thesis which use PS-DAC technology include a Simple Power Analysis (SPA) side-channel transmitter, and a frequency watermarking application. These applications serve as …


Reducing Energy In Fpga Multipliers Through Glitch Reduction, Nathaniel Rollins, Michael J. Wirthlin Apr 2005

Reducing Energy In Fpga Multipliers Through Glitch Reduction, Nathaniel Rollins, Michael J. Wirthlin

Faculty Publications

Sponsorship: NASA Earth Science Technology Office (ESTO). While FPGAs provide exibility for performing high-performance DSP functions, they consume a significant amount of power. For arithmetic circuits, a large portion of the dynamic power is wasted on unproductive signal glitches. Pipelining can be used to significantly reduce the unproductive power wasted in signal glitches. This paper presents a methodology for estimating the amount of power consumed by glitches and applies this methodology to non-pipelined, pipelined, and digit-serial multipliers. This glitch estimation is used to evaluate these multipliers using four energy metrics: energy per operation, energy delay, energy throughput, and energy density. …