Open Access. Powered by Scholars. Published by Universities.®

Engineering Commons

Open Access. Powered by Scholars. Published by Universities.®

Articles 1 - 4 of 4

Full-Text Articles in Engineering

Complexity And Power Consumption In Stochastic Iterative Decoders, Keyur M. Payak Dec 2010

Complexity And Power Consumption In Stochastic Iterative Decoders, Keyur M. Payak

All Graduate Theses and Dissertations, Spring 1920 to Summer 2023

Stochastic iterative decoding is a novel method to decode the bits received at the end of a communication channel and to control the rate of error happening in the message bits due to noise being injected into the channel. This decoder uses stochastic computation that is based on manipulation of probabilities from a random sequence of digital bits. Hardware needed for implementing this arithmetic is very simple and can be completely implemented using simple digital complementary metal oxide gates. This helps the decoder to be technology independent, which is a major advantage over its digital and analog counterparts, which are …


A High -Temperature, High-Voltage, Fast Response Time Linear Regulator In 0.8um Bcd-On-Soi, Chia Hung Su Aug 2010

A High -Temperature, High-Voltage, Fast Response Time Linear Regulator In 0.8um Bcd-On-Soi, Chia Hung Su

Doctoral Dissertations

The sale of hybrid electric vehicles (HEVs) has increased tenfold from the year 2001 to 2009 [1]. With this the demand for high temperature electronics has also increased dramatically making, high temperature electronics for HEV applications desirable in the engine compartment, power train, and brakes where the ambient temperature normally exceeds 150°C. Power converters (i.e. DC-DC converter, DC-AC inverter) inside the HEVs require gate drivers to control the power switches. An integrated gate driver circuit has been realized in 0.8-um BCD-on-SOI process. This gate driver IC needs a step-down voltage regulator to convert the unregulated high input DC voltage (VDDH) …


12 Bit Charge Redistribution Digital To Analog Converter For The Residence Time Fluxgate Magnetometer, Miguel Angel Alamillo Jan 2010

12 Bit Charge Redistribution Digital To Analog Converter For The Residence Time Fluxgate Magnetometer, Miguel Angel Alamillo

Open Access Theses & Dissertations

The continuous advances in CMOS VLSI technology have culminated in high speed, low voltage CMOS digital circuits with gate delays below 50 ps at 1.5 V supply. At the same time, high voltage analog signal processing has fallen behind to the high flexibility and high reliability of DSP. However, the main drawback of DSP is the need for high accuracy low distortion data converters and as a consequence of the persistent efforts of reducing size, cost and power of solid-state components the field of CMOS Mixed-Signal circuit design has become of the utmost importance.

The obvious functionality of data converters …


Design Techniques To Improve Time Dependent Dielectric Breakdown Based Failure For Cmos Circuits, Emanuel S. Tarog Jan 2010

Design Techniques To Improve Time Dependent Dielectric Breakdown Based Failure For Cmos Circuits, Emanuel S. Tarog

Master's Theses

This project investigates the failure of various CMOS circuits as a result of Time Dependent Dielectric Breakdown (TDDB) and explores design techniques to increase the mean time to failure (MTTF) of large-scale circuits. Time Dependent Dielectric Breakdown is a phenomenon where the oxide underneath the gate degrades as a result of the electric field in the material. Currently, there are few well documented design techniques that can increase lifetime, but with a tool chain I created called the MTTF Analyzing Program, or MAP, I was able to test circuits under various conditions in order to identify weak links, discover relationships, …