Open Access. Powered by Scholars. Published by Universities.®

Engineering Commons

Open Access. Powered by Scholars. Published by Universities.®

Electrical and Computer Engineering

Graduate Theses and Dissertations

2020

Built-in self-test (BIST)

Articles 1 - 1 of 1

Full-Text Articles in Engineering

Built-In Self-Test (Bist) For Multi-Threshold Null Convention Logic (Mtncl) Circuits, Brett Sparkman May 2020

Built-In Self-Test (Bist) For Multi-Threshold Null Convention Logic (Mtncl) Circuits, Brett Sparkman

Graduate Theses and Dissertations

This dissertation proposes a Built-In Self-Test (BIST) hardware implementation for Multi-Threshold NULL Convention Logic (MTNCL) circuits. Two different methods are proposed: an area-optimized topology that requires minimal area overhead, and a test-performance-optimized topology that utilizes parallelism and internal hardware to reduce the overall test time through additional controllability points. Furthermore, an automated software flow is proposed to insert, simulate, and analyze an input MTNCL netlist to obtain a desired fault coverage, if possible, through iterative digital and fault simulations. The proposed automated flow is capable of producing both area-optimized and test-performance-optimized BIST circuits and scripts for digital and fault simulation …