Open Access. Powered by Scholars. Published by Universities.®
Electrical and Computer Engineering
Electrical and Computer Engineering Faculty Research & Creative Works
Articles 1 - 5 of 5
Full-Text Articles in Engineering
Dc Power Bus Modeling Using A Circuit Extraction Approach Based On A Mixed-Potential Integral Equation Formulation And An Iterative Equation Solver, Jun Fan, James L. Drewniak, James L. Knighten
Dc Power Bus Modeling Using A Circuit Extraction Approach Based On A Mixed-Potential Integral Equation Formulation And An Iterative Equation Solver, Jun Fan, James L. Drewniak, James L. Knighten
Electrical and Computer Engineering Faculty Research & Creative Works
A quick and simple approach is developed to perform circuit simulations for an equivalent circuit extracted from a first principles formulation for DC power bus structures. The simulations are done by solving the system equation using an iterative method. Good agreement between modeling and measurements demonstrate the effectiveness of the method, which is very suitable and computationally efficient for frequency-domain DC power modeling.
Dc Power Bus Design With Fdtd Modeling Including A Dispersive Media, Xiaoning Ye, Jun Fan, Marina Koledintseva, James L. Drewniak
Dc Power Bus Design With Fdtd Modeling Including A Dispersive Media, Xiaoning Ye, Jun Fan, Marina Koledintseva, James L. Drewniak
Electrical and Computer Engineering Faculty Research & Creative Works
DC power-bus modeling in high-speed digital design using the FDTD method is reported here. The dispersive medium is approximated by a Debye model to account for the loss. A wide band frequency response (100 MHz-5 GHz) is obtained through a single FDTD simulation. Favorable agreement is achieved between the modeled and measured results for a typical DC power-bus structure with multiple SMT decoupling capacitors mounted on the board. The FDTD tool is then applied to investigate the effects of local decoupling on a DC power-bus. The modeled results agree with the results from another modeling tool, the CEMPIE (a circuit …
Emi From Airflow Aperture Arrays In Shielding Enclosures-Experiments, Fdtd, And Mom Modeling, Min Li, Joe Nuebel, James L. Drewniak, Richard E. Dubroff, Todd H. Hubing, Thomas Van Doren
Emi From Airflow Aperture Arrays In Shielding Enclosures-Experiments, Fdtd, And Mom Modeling, Min Li, Joe Nuebel, James L. Drewniak, Richard E. Dubroff, Todd H. Hubing, Thomas Van Doren
Electrical and Computer Engineering Faculty Research & Creative Works
Aperture arrays designed to provide airflow through shielding enclosures can provide part of the coupling path from interior sources to external electromagnetic interference (EMI). In this work, radiation through aperture arrays is investigated numerically and experimentally. FDTD modeling is compared with measurements on aperture arrays in a test enclosure. The method of moments (MoM) is also utilized to study radiation from apertures and to investigate the mutual coupling between apertures in an infinite conducting plane. A simple design equation for the relation between aperture size and number and shielding effectiveness is proposed.
Quantifying Decoupling Capacitor Location, Jun Fan, James L. Knighten, Antonio Orlandi, Norman W. Smith, James L. Drewniak
Quantifying Decoupling Capacitor Location, Jun Fan, James L. Knighten, Antonio Orlandi, Norman W. Smith, James L. Drewniak
Electrical and Computer Engineering Faculty Research & Creative Works
Decoupling capacitor location in DC power bus design is a critical design choice for which proven guidelines are not well established. The mutual inductance between two closely spaced vias can have a great impact on the coupling between an IC and a decoupling capacitor. This coupling is a function of the spacing between the IC and capacitor, and spacing between power and ground layers. The impact of the mutual inductance on decoupling, i.e., local versus global decoupling, was studied, using a circuit extraction approach based on a mixed-potential integral equation. Modeling indicates that local decoupling has benefits over global decoupling …
Dc Power Bus Modeling In High-Speed Digital Designs Including Conductor And Dielectric Losses, Jun Fan, Hao Shi, James L. Knighten, James L. Drewniak
Dc Power Bus Modeling In High-Speed Digital Designs Including Conductor And Dielectric Losses, Jun Fan, Hao Shi, James L. Knighten, James L. Drewniak
Electrical and Computer Engineering Faculty Research & Creative Works
Power bus design is a critical aspect in high-speed digital circuit designs. A circuit extraction approach based on a mixed-potential integral equation formulation is presented herein to model arbitrary multilayer power bus structures including vertical discontinuities associated with surface mount (SMT) decoupling capacitor interconnects. Both conductor and dielectric losses are incorporated, and included into the first principles formulation. The agreement of modeling and measurements demonstrates its effectiveness and utilization in power bus designs.