Open Access. Powered by Scholars. Published by Universities.®
Articles 1 - 1 of 1
Full-Text Articles in Engineering
High Voltage Analog Design In A Standard Digital Cmos Process, Riley D. Beck
High Voltage Analog Design In A Standard Digital Cmos Process, Riley D. Beck
Theses and Dissertations
This thesis introduces high-voltage approaches that are implemented in an analog Hall-effect sensor interface. This interface has been realized in a modified 5V 0.6um CMOS process using 40V high-voltage MOS transistors that do not affect low-voltage device functionality. These circuits include a high-voltage, low-offset current sense amplifier, which achieves a common-mode input range that is within a Vtp of Vdd using a bulk-driven differential input stage. The amplifier also uses high voltage cascode devices to protect low-voltage devices that have been placed in critical matching areas to achieve a low input offset voltage of 500uV without the use of trim. …