Open Access. Powered by Scholars. Published by Universities.®
Articles 1 - 1 of 1
Full-Text Articles in Engineering
Power Efficient Optimized Arithmetic And Logic Unit Design On Fpga, Innovative Research Publications Irp India, Siddharth Singh Parihar, Prof. Rajni Gupta Gupta
Power Efficient Optimized Arithmetic And Logic Unit Design On Fpga, Innovative Research Publications Irp India, Siddharth Singh Parihar, Prof. Rajni Gupta Gupta
Innovative Research Publications IRP India
This paper deals with low power ALU design and its implementation on 90nm Spartan 3 FPGA. Most of power is consumed in ALU in any processor and hence reduction in ALU power is needed. In this work, we have designed a low power ALU. To reduce dynamic power consumption we disabled the blocks which are not needed in currently selected operation. Also hardware is reused; this will cut down the FPGA resource usage and also reduce the power consumption. By using these methods dynamic power consumption is reduced and less FPGA resources were consumed.