Open Access. Powered by Scholars. Published by Universities.®
Articles 1 - 1 of 1
Full-Text Articles in Engineering
Design And Synthesis Of Clockless Pipelines Based On Self-Resetting Stage Logic, Abdelhalim Alsharqawi
Design And Synthesis Of Clockless Pipelines Based On Self-Resetting Stage Logic, Abdelhalim Alsharqawi
Electronic Theses and Dissertations
For decades, digital design has been primarily dominated by clocked circuits. With larger scales of integration made possible by improved semiconductor manufacturing techniques, relying on a clock signal to orchestrate logic operations across an entire chip became increasingly difficult. Motivated by this problem, designers are currently considering circuits which can operate without a clock. However, the wide acceptance of these circuits by the digital design community requires two ingredients: (i) a unified design methodology supported by widely available CAD tools, and (ii) a granularity of design techniques suitable for synthesizing large designs. Currently, there is no unified established design methodology …