Open Access. Powered by Scholars. Published by Universities.®
![Digital Commons Network](http://assets.bepress.com/20200205/img/dcn/DCsunburst.png)
Physical Sciences and Mathematics Commons™
Open Access. Powered by Scholars. Published by Universities.®
- Keyword
-
- HI-MASS (2)
- Hierarchical Control Flow Graph Model (2)
- C++ (1)
- Data access patterns (1)
- FPGA faults (1)
-
- FPGAs (1)
- Field-Programmable Gate Arrays (1)
- HPCC (1)
- HPF (1)
- Hierachical Modeling and Simulation System (1)
- Hierarchical Modeling and Simulation System (1)
- High Performance Computing and Communications (1)
- I/O (1)
- Media-on-demand server (1)
- Model execution (1)
- NHSE (1)
- National HPCC Software Exchange (1)
- National Information Infrastructure (1)
- PASSION (1)
- Parallel And Scalable Software for Input-Output (1)
- Parallel input-output (1)
- Real-time data retrieved (1)
- Simulation (1)
- Software sharing (1)
- Software support (1)
- Striping (1)
- Surveillance radar data processing system (1)
Articles 1 - 6 of 6
Full-Text Articles in Physical Sciences and Mathematics
Passion Runtime Library For The Intel Paragon, Alok Choudhary, Rajesh Bordawekar, Sachin More, K. Sivaram, Rajeev Thakur
Passion Runtime Library For The Intel Paragon, Alok Choudhary, Rajesh Bordawekar, Sachin More, K. Sivaram, Rajeev Thakur
Electrical Engineering and Computer Science - All Scholarship
We are developing a runtime library which provides a number of routines to perform the I/O required in parallel applications in an efficient and convenient manner. This is part of a project called PASSION, which aims to provide software support for high-performance parallel I/O at the compiler, runtime and file system levels. The PASSION Runtime Library uses a high-level interface which makes it easy for the user to specify the I/O required in the program. The user only needs to specify what portion of the data structure needs to read from or written to the file, and the PASSION routines …
A Simulation Model Of A Surveillance Radar Data Processing System Using Hi-Mass, Steven D. Farr, Alex F. Sisti, Douglas G. Fritz, Robert G. Sargent
A Simulation Model Of A Surveillance Radar Data Processing System Using Hi-Mass, Steven D. Farr, Alex F. Sisti, Douglas G. Fritz, Robert G. Sargent
Electrical Engineering and Computer Science - All Scholarship
This paper discusses the model specification, construction of the executable model, model execution, and the simulation results of a simulation model of a surveillance radar data processing system that was developed using the Hierarchical Modeling and Simulation System (HI-MASS). HI-MASS is an object oriented C++ based system that supports model specification (modeling) using the Hierarchical Control Flow Graph Model paradigm and executes simulation models using the sequential synchronous simulation execution algorithm. Models specified in this model paradigm use two complementary hierarchical specification structures, one to specify the model components and their interconnections and the other to specify the behaviors of …
An Evaluation Of Design Tradeoffs In A High Performance Media-On-Demand Server, Divyesh Jadav, Chutimet Srinilta, Alok Choudhary, P. B. Berra
An Evaluation Of Design Tradeoffs In A High Performance Media-On-Demand Server, Divyesh Jadav, Chutimet Srinilta, Alok Choudhary, P. B. Berra
Electrical Engineering and Computer Science - All Scholarship
One of the key components of a multi-user multimedia-on-demand system is the data server. Digitalization of traditionally analog data such as video and audio, and the feasibility of obtaining network bandwidths above the gigabit-per-second range are two important advances that have made possible the realization, in the near future, of interactive distributed multimedia systems. Secondary-to-main memory I/O technology has not kept pace with advances in networking, main memory and CPU processing power. Consequently, the performance of the server has a direct bearing on the overall performance of such a system. In this paper we present a high-performance solution to the …
National Hpcc Software Exchange, Shirley Browne, Jack Dongarra, Stan Green, Keith Moore, Tom Rowan, Reed Wade, Geoffrey .. Fox, Ken Hawick
National Hpcc Software Exchange, Shirley Browne, Jack Dongarra, Stan Green, Keith Moore, Tom Rowan, Reed Wade, Geoffrey .. Fox, Ken Hawick
Electrical Engineering and Computer Science - All Scholarship
This report describes an effort to construct a National HPCC Software Exchange (NHSE). This system shows how the evolving National Information Infrastructure (NII) can be used to facilitate sharing of software and information among members of the High Performance Computing and Communications (HPCC) community. To access the system use the URL: http://www.netlib.org/nse/.
Verification And Validation Of Simulation Models, Douglas G. Fritz, Robert G. Sargent, Thorsten Daum
Verification And Validation Of Simulation Models, Douglas G. Fritz, Robert G. Sargent, Thorsten Daum
Electrical Engineering and Computer Science - All Scholarship
The Hierarchical Modeling and Simulation System (HI-MASS) is a prototype modeling and simulation system that supports modeling based on the Hierarchical Control Flow Graph Model paradigm and simulation execution using a sequential synchronous simulation algorithm. The prototype is an object oriented C++ based system designed for a Unix environment and implemented using freely available software tools. Models are specified using two complementary hierarchical model specification structures, one to specify the components which comprise a model and how those components are interconnected, and the other to specify the behaviors of the individual components. A graphical user interface provides for component and …
Effects Of Technology Mapping On Fault Detection Coverage In Reprogrammable Fpgas, Kevin A. Kwiat, Warren Debany, Salim Hariri
Effects Of Technology Mapping On Fault Detection Coverage In Reprogrammable Fpgas, Kevin A. Kwiat, Warren Debany, Salim Hariri
Electrical Engineering and Computer Science - All Scholarship
Although Field-Programmable Gate Arrays (FPGAs) are tested by their manufacturers prior to shipment, they are still susceptible to failures in the field. In this paper, test vectors generated for the emulated (i.e., mission) circuit are fault simulated on two different models: the original view of the circuit, and the design as it is mapped to the FPGA's logic cells. Faults in the cells and in the programming logic are considered. Experiments show that this commonly-used approach fails to detect most of the faults in the FPGA.