Open Access. Powered by Scholars. Published by Universities.®

Engineering Commons

Open Access. Powered by Scholars. Published by Universities.®

Theses and Dissertations

Theses/Dissertations

2020

Reliability

Articles 1 - 3 of 3

Full-Text Articles in Engineering

Root Cause Analysis And Classification Of Single Point Failures In Designs Applying Triple Modular Redundancy In Sram Fpgas, James D. Swift Dec 2020

Root Cause Analysis And Classification Of Single Point Failures In Designs Applying Triple Modular Redundancy In Sram Fpgas, James D. Swift

Theses and Dissertations

Radiation effects encountered in space or aviation environments can affect the configuration bits in Field Programmable Gate Arrays (FPGA) causing errors in FPGA output. One method of increasing FPGA reliability in radiation environments includes adding redundant logic to mask errors and allow time for repair. Despite the redundancy added with triple modular redundancy (TMR) and configuration scrubbing there exist some configuration bits that individually affect multiple TMR domains causing errors in FPGA output. A new tool called DeBit is introduced that identifies hardware resources associated with a single bit failure. This tool identifies a novel failure mode involving global routing …


Evaluating And Improving The Seu Reliability Of Artificial Neural Networks Implemented In Sram-Based Fpgas With Tmr, Brittany Michelle Wilson Jun 2020

Evaluating And Improving The Seu Reliability Of Artificial Neural Networks Implemented In Sram-Based Fpgas With Tmr, Brittany Michelle Wilson

Theses and Dissertations

Artificial neural networks (ANNs) are used in many types of computing applications. Traditionally, ANNs have been implemented in software, executing on CPUs and even GPUs, which capitalize on the parallelizable nature of ANNs. More recently, FPGAs have become a target platform for ANN implementations due to their relatively low cost, low power, and flexibility. Some safety-critical applications could benefit from ANNs, but these applications require a certain level of reliability. SRAM-based FPGAs are sensitive to single-event upsets (SEUs), which can lead to faults and errors in execution. However there are techniques that can mask such SEUs and thereby improve the …


Impacts Of Changing The Transit Signal Priority Requesting Threshold On Bus Performance And General Traffic: A Sensitivity Analysis, Michael Harmon Sheffield Jun 2020

Impacts Of Changing The Transit Signal Priority Requesting Threshold On Bus Performance And General Traffic: A Sensitivity Analysis, Michael Harmon Sheffield

Theses and Dissertations

A sensitivity analysis was performed on the transit signal priority (TSP) requesting threshold to evaluate its impact on bus performance and general traffic. Two distinct bus routes were evaluated to determine the optimal requesting threshold that would balance the positive impacts on bus performance with the negative impacts on general traffic. Route 217, a conventional bus route, and the Utah Valley Express (UVX), a bus rapid transit line, utilize a dedicated short-range communication (DSRC)-based TSP system as part of their normal, day-to-day operations. Using field-generated data exclusively, bus performance and general traffic were evaluated over a 7-month period from February …