Open Access. Powered by Scholars. Published by Universities.®
Articles 1 - 1 of 1
Full-Text Articles in Engineering
16-Bit Digital Adder Design In 250nm And 64-Bit Digital Comparator Design In 90nm Cmos Technologies, Naga Venkata Vijaya Krishna Boppana
16-Bit Digital Adder Design In 250nm And 64-Bit Digital Comparator Design In 90nm Cmos Technologies, Naga Venkata Vijaya Krishna Boppana
Browse all Theses and Dissertations
High speed, low power, and area efficient adders and comparators continue to play a key role in hardware implementation of digital signal processing applications. Adders based on Complimentary Pass Transistor Logic (CPL) are power and area efficient, but are slower compared to Square Root Carry Select (SQRT-CS) based adders. This thesis demonstrates a unique custom designed 16-bit adder in 250-nm CMOS technology to obtain fast and power/area efficient features by combining CPL and CS logic. Comparing the results obtained for proposed 16-bit Linear CPL/CS adder with the BEC (Binary Excess-1 Code) based low power SQRT-CS adder, the delay is reduced …