Open Access. Powered by Scholars. Published by Universities.®
Articles 1 - 2 of 2
Full-Text Articles in Engineering
Synthesis And Characterization Of P-Type Copper Indium Diselenide (Cis) Nanowires Embedded In Porous Alumina Templates, Sri Harsha Moturu
Synthesis And Characterization Of P-Type Copper Indium Diselenide (Cis) Nanowires Embedded In Porous Alumina Templates, Sri Harsha Moturu
University of Kentucky Master's Theses
This work focuses on a simple template assisted approach for fabricating I-III-VI semiconductor nanowire arrays. Vertically aligned nanowires of p-CIS of controllable diameter and thickness are electrodeposited, from an acidic electrolyte solution, inside porous aluminum templates using a three electrode set up with saturated calomel electrode as the reference. AAO template over ITO-glass was used as starting template for the device fabrication. The deposited CIS is annealed at different temperatures in a reducing environment (95% Ar+ 5% H2) for 30 minutes. X-ray diffraction of the nanowires showed nanocrystalline cubic phase structures with a strong orientation in the <112> direction. …112>
Investigations Of Cuinte2 / Cds & Cdte / Cds Heterojunction Solar Cells, Venkatesh Gutta
Investigations Of Cuinte2 / Cds & Cdte / Cds Heterojunction Solar Cells, Venkatesh Gutta
University of Kentucky Master's Theses
Thin film solar cells of Copper Indium Telluride and Cadmium Sulfide junctions were fabricated on plain ITO glass slides and also on those coated with intrinsic Tin Oxide. CdS was deposited through chemical bath deposition and CIT by electrodeposition. Both compounds were subjected to annealing at temperatures between 350°C and 500°C which produced more uniform film thicknesses and larger grain sizes. The CIT/ CdS junction was characterized after performing XRD and spectral absorption of individual compounds.
Studies were also made on CdS / CdTe solar cells with respect to effect of annealing temperatures on open circuit voltages. NP acid etch, …