Open Access. Powered by Scholars. Published by Universities.®
Articles 1 - 1 of 1
Full-Text Articles in Engineering
Hardware Architectures And Implementations For Associative Memories : The Building Blocks Of Hierarchically Distributed Memories, Changjian Gao
Hardware Architectures And Implementations For Associative Memories : The Building Blocks Of Hierarchically Distributed Memories, Changjian Gao
Dissertations and Theses
During the past several decades, the semiconductor industry has grown into a global industry with revenues around $300 billion. Intel no longer relies on only transistor scaling for higher CPU performance, but instead, focuses more on multiple cores on a single die. It has been projected that in 2016 most CMOS circuits will be manufactured with 22 nm process. The CMOS circuits will have a large number of defects. Especially when the transistor goes below sub-micron, the original deterministic circuits will start having probabilistic characteristics. Hence, it would be challenging to map traditional computational models onto probabilistic circuits, suggesting a …