Open Access. Powered by Scholars. Published by Universities.®

Engineering Commons

Open Access. Powered by Scholars. Published by Universities.®

Articles 1 - 2 of 2

Full-Text Articles in Engineering

Features Of Designing The Architecture Of Intelligent Transport Systems, Jaffar Daeibal, Vyacheslav Lapshin, Dmitry Elkin, Sergey A. Kucherov Jul 2019

Features Of Designing The Architecture Of Intelligent Transport Systems, Jaffar Daeibal, Vyacheslav Lapshin, Dmitry Elkin, Sergey A. Kucherov

Karbala International Journal of Modern Science

In the global experience, intelligent transport systems (ITS) are recognized as a general transport ideology for integrating the achievements of telematics in all types of transport activities to solve economic and social problems: reducing accidents, improving the efficiency of public transport and cargo transportation, ensuring overall transport security, and improving environmental performance. Considering the design features of the intelligent transport system (ITS), there is a need to develop requirements for the functional and physical architecture as the main part of the ITS development. The creation of functional and physical architecture touches upon issues such as: the scheme of interaction between …


A Compiler Target Model For Line Associative Registers, Paul S. Eberhart Jan 2019

A Compiler Target Model For Line Associative Registers, Paul S. Eberhart

Theses and Dissertations--Electrical and Computer Engineering

LARs (Line Associative Registers) are very wide tagged registers, used for both register-wide SWAR (SIMD Within a Register )operations and scalar operations on arbitrary fields. LARs include a large data field, type tags, source addresses, and a dirty bit, which allow them to not only replace both caches and registers in the conventional memory hierarchy, but improve on both their functions. This thesis details a LAR-based architecture, and describes the design of a compiler which can generate code for a LAR-based design. In particular, type conversion, alignment, and register allocation are discussed in detail.