Open Access. Powered by Scholars. Published by Universities.®
- Keyword
-
- Applied sciences (2)
- 3D IC (1)
- Asynchronous (1)
- CGRA (1)
- Decision Trees (1)
-
- Dna nanotechnology (1)
- FPGA (1)
- Graphical processing units (1)
- Integrated Circuit (1)
- Internet Protocol Version 6 (IPV6) (1)
- MTNCL (1)
- Machine Learning (1)
- Molecular dynamics (1)
- NCL (1)
- Neural Networks (1)
- Operating System Identification (1)
- Overlay (1)
- Oxdna (1)
- Random Forests (1)
- Reconfigurable architectures (1)
- System on chip (1)
- Three-dimensional (1)
- Virtual architecture (1)
Articles 1 - 4 of 4
Full-Text Articles in Engineering
Asynchronous 3d (Async3d): Design Methodology And Analysis Of 3d Asynchronous Circuits, Francis Corpuz Sabado
Asynchronous 3d (Async3d): Design Methodology And Analysis Of 3d Asynchronous Circuits, Francis Corpuz Sabado
Graduate Theses and Dissertations
This dissertation focuses on the application of 3D integrated circuit (IC) technology on asynchronous logic paradigms, mainly NULL Convention Logic (NCL) and Multi-Threshold NCL (MTNCL). It presents the Async3D tool flow and library for NCL and MTNCL 3D ICs. It also analyzes NCL and MTNCL circuits in 3D IC. Several FIR filter designs were implement in NCL, MTNCL, and synchronous architecture to compare synchronous and asynchronous circuits in 2D and 3D ICs. The designs were normalized based on performance and several metrics were measured for comparison. Area, interconnect length, power consumption, and power density were compared among NCL, MTNCL, and …
Operating System Identification By Ipv6 Communication Using Machine Learning Ensembles, Adrian Ordorica
Operating System Identification By Ipv6 Communication Using Machine Learning Ensembles, Adrian Ordorica
Graduate Theses and Dissertations
Operating system (OS) identification tools, sometimes called fingerprinting tools, are essential for the reconnaissance phase of penetration testing. While OS identification is traditionally performed by passive or active tools that use fingerprint databases, very little work has focused on using machine learning techniques. Moreover, significantly more work has focused on IPv4 than IPv6. We introduce a collaborative neural network ensemble that uses a unique voting system and a random forest ensemble to deliver accurate predictions. This approach uses IPv6 features as well as packet metadata features for OS identification. Our experiment shows that our approach is valid and we achieve …
Molecular Dynamics Simulations Of Dna-Functionalized Nanoparticle Building Blocks On Gpus, Tyler Landon Fochtman
Molecular Dynamics Simulations Of Dna-Functionalized Nanoparticle Building Blocks On Gpus, Tyler Landon Fochtman
Graduate Theses and Dissertations
This thesis discusses massively parallel molecular dynamics simulations of nBLOCKs using graphical processing units. nBLOCKs are nanoscale building blocks composed of gold nanoparticles functionalized with single-stranded DNA molecules. To explore greater simulation time scales we implement our nBLOCK computational model as an extension to the coarse grain molecular simulator oxDNA. oxDNA is parameterized to match the thermodynamics of DNA strand hybridization as well as the mechanics of single stranded DNA and double stranded DNA. In addition to an in-depth review of our implementation details we also provide results of the model validation and performance tests. These validation and performance tests …
A Hybrid Partially Reconfigurable Overlay Supporting Just-In-Time Assembly Of Custom Accelerators On Fpgas, Zeyad Tariq Aklah
A Hybrid Partially Reconfigurable Overlay Supporting Just-In-Time Assembly Of Custom Accelerators On Fpgas, Zeyad Tariq Aklah
Graduate Theses and Dissertations
The state of the art in design and development flows for FPGAs are not sufficiently mature to allow programmers to implement their applications through traditional software development flows. The stipulation of synthesis as well as the requirement of background knowledge on the FPGAs' low-level physical hardware structure are major challenges that prevent programmers from using FPGAs. The reconfigurable computing community is seeking solutions to raise the level of design abstraction at which programmers must operate, and move the synthesis process out of the programmers' path through the use of overlays. A recent approach, Just-In-Time Assembly (JITA), was proposed that enables …