Open Access. Powered by Scholars. Published by Universities.®

American Studies Commons

Open Access. Powered by Scholars. Published by Universities.®

PDF

USF Tampa Graduate Theses and Dissertations

2004

Inference

Articles 1 - 3 of 3

Full-Text Articles in American Studies

Real Delay Graphical Probabilistic Switching Model For Vlsi Circuits, Vivekanandan Srinivasan Nov 2004

Real Delay Graphical Probabilistic Switching Model For Vlsi Circuits, Vivekanandan Srinivasan

USF Tampa Graduate Theses and Dissertations

Power optimization is a crucial issue at all levels of abstractions in VLSI Design. Power estimation has to be performed repeatedly to explore the design space throughout the design process at all levels. Dynamic Power Dissipation due to Switching Activity has been one of the major concerns in Power Estimation. While many Simulation and Statistical Simulation based methods exist to estimate Switching Activity, these methods are input pattern sensitive, hence would require a large input vector set to accurately estimate Power. Probabilistic estimation of switching activity under Zero-Delay conditions, seriously undermines the accuracy of the estimation process, since it fails …


Stimulus-Free Rt Level Power Model Using Belief Propagation, Sathishkumar Ponraj Oct 2004

Stimulus-Free Rt Level Power Model Using Belief Propagation, Sathishkumar Ponraj

USF Tampa Graduate Theses and Dissertations

Power consumption is one of the major bottlenecks in current and future VLSI design. Early microprocessors, which consumed a few tens of watts, are now replaced by millions of transistors and with the introduction of easy-to-design tools to explore at unbelievable minimum dimensions, increase in chip density is increasing at a alarming rate and necessitates faster power estimation methods. Gate level power estimation techniques are highly accurate methods but when time is the main constraint, power has to be estimated a lot higher in the abstraction level. Estimating power at higher levels also saves valuable time and cost involved in …


Estimation Of Switching Activity In Sequential Circuits Using Dynamic Bayesian Networks, Karthikeyan Lingasubramanian Jun 2004

Estimation Of Switching Activity In Sequential Circuits Using Dynamic Bayesian Networks, Karthikeyan Lingasubramanian

USF Tampa Graduate Theses and Dissertations

This thesis presents a novel, non-simulative, probabilistic model for switching activity in sequential circuits, capturing both spatio-temporal correlations at internal nodes and higher order temporal correlations due to feedback. Switching activity, one of the key components in dynamic power dissipation, is dependent on input streams and exhibits spatio-temporal correlation amongst the signals. One can handle dependency modeling of switching activity in a combinational circuit by Bayesian Networks [2] that encapsulates the underlying joint probability distribution function exactly.

We present the underlying switching model of a sequential circuit as the time coupled logic induced directed acyclic graph (TC-LiDAG), that can be …