Open Access. Powered by Scholars. Published by Universities.®
- Publication
- Publication Type
Articles 1 - 3 of 3
Full-Text Articles in Entire DC Network
Security Measures Against A Rogue Network-On-Chip, Rajesh Jayashankarashridevi, Dean Michael Ancajas, Koushik Chakraborty, Sanghamitra Roy
Security Measures Against A Rogue Network-On-Chip, Rajesh Jayashankarashridevi, Dean Michael Ancajas, Koushik Chakraborty, Sanghamitra Roy
Electrical and Computer Engineering Faculty Publications
Network-on-chip facilitates glueless interconnection of various on-chip components in the forthcoming system-on-chips. As in the case of any new technology, security is a major concern in network-on-chip (NoC) design too. In this work, we explore a covert threat model for multiprocessor system-on-chips (MPSoCs) stemming from the use of malicious third-party network-on-chips (NoCs). We illustrate that a rogue NoC (rNoC) can selectively disrupt the perceived availability of on-chip resources, thereby causing large performance bottlenecks for the applications running on the MPSoC platform. Further, to counter the threat posed by rNoC, we propose a runtime latency auditor that enables an MPSoC integrator …
Tackling Voltage Emergencies In Noc Through Timing Error Resilience., Rajesh Jayashankarashridevi, Dean Michael Ancajas, Koushik Chakraborty, Sanghamitra Roy
Tackling Voltage Emergencies In Noc Through Timing Error Resilience., Rajesh Jayashankarashridevi, Dean Michael Ancajas, Koushik Chakraborty, Sanghamitra Roy
Electrical and Computer Engineering Faculty Publications
Aggressive technology scaling exacerbates the problem of voltage emergencies in emerging MPSoC systems. Network-on-Chips, the de-facto standard for connecting on-chip components in forthcoming devices play a central role in providing robust and reliable communication. In this work, we propose DrNoC (droop resilient network-on-chip)-two microarchitectural techniques to mitigate voltage emergency-induced timing errors in NoCs and preserve error-free communication throughout the network. DrNoC employs frequency downscaling and a pipeline error-recovery mechanism to reclaim corrupted flits in the router. Compared to the recently proposed NSFTR fault-tolerant technique, DrNoC offers a 27% improvement in energy-delay efficiency.
Design Of Reliable And Secure Network-On-Chip Architectures, Dean Michael B Ancajas
Design Of Reliable And Secure Network-On-Chip Architectures, Dean Michael B Ancajas
All Graduate Theses and Dissertations, Spring 1920 to Summer 2023
The trend towards massive parallel computing has necessitated the need for an On-Chip communication framework that can scale well with the increasing number of cores. At the same time, technology scaling has made transistors susceptible to a multitude of reliability issues. This dissertation demonstrates design techniques that address both reliability and security issues facing modern NoC architectures. The reliability and security problem is tackled at different abstraction levels using a series of schemes that combine information from the architecture-level as well as hardware-level in order to combat aging effects and meet secure design stipulations while maintaining modest power-performance overheads.