Open Access. Powered by Scholars. Published by Universities.®

Articles 1 - 7 of 7

Full-Text Articles in VLSI and Circuits, Embedded and Hardware Systems

A Moving Target Architecture As A Side-Channel Countermeasure, Rachel M. Cazzola Nov 2023

A Moving Target Architecture As A Side-Channel Countermeasure, Rachel M. Cazzola

Electrical and Computer Engineering ETDs

We investigate a novel side-channel attack countermeasure called Side-channel Power analysis Resistance for Encryption Algorithms using Dynamic partial reconfiguration (SPREAD). The countermeasure leverages a strategy that is best characterized as a moving target architecture. Modern field-programmable gate array (FPGA) architectures provide support for dynamic partial reconfiguration (DPR), a feature that allows real-time reconfiguration of portions of the programmable logic (PL) while the FPGA continues to carry out computing tasks. Using the Advanced Encryption Standard (AES), the proposed moving target architecture leverages DPR to change the implementation characteristics of the substitution boxes (SBOX) in real time. We present experimental hardware results …


Vi Energy-Efficient Memristor-Based Neuromorphic Computing Circuits And Systems For Radiation Detection Applications, Jorge Iván Canales Verdial May 2023

Vi Energy-Efficient Memristor-Based Neuromorphic Computing Circuits And Systems For Radiation Detection Applications, Jorge Iván Canales Verdial

Electrical and Computer Engineering ETDs

Radionuclide spectroscopic sensor data is analyzed with minimal power consumption through the use of neuromorphic computing architectures. Memristor crossbars are harnessed as the computational substrate in this non-conventional computing platform and integrated with CMOS-based neurons to mimic the computational dynamics observed in the mammalian brain’s visual cortex. Functional prototypes using spiking sparse locally competitive approximations are presented. The architectures are evaluated for classification accuracy and energy efficiency. The proposed systems achieve a 90% true positive accuracy with a high-resolution detector and 86% with a low-resolution detector.


Evaluation Of The Dynamic Vision Sensor’S Photoreceptor Circuit For Infrared Event-Based Sensing, Zinah M. Alsaad Apr 2023

Evaluation Of The Dynamic Vision Sensor’S Photoreceptor Circuit For Infrared Event-Based Sensing, Zinah M. Alsaad

Electrical and Computer Engineering ETDs

For space surveillance applications, neuromorphic imaging is being studied as it may perform sensing and tracking tasks with less power and downstream datalink demand. The read-out of the event-based camera is made to only be sensitive to changes in the signals it receives from the photodetector, which results in a datastream of events indicating where and when changes in illumination occur. This is in contrast to the conventional framing camera, which produces images by essentially counting the electrons produced by light incident on each pixel’s photodetector. These cameras are commercially available with siliconbased detectors for applications involving visible wavelengths. However, …


Side Channel Attack Counter Measure Using A Moving Target Architecture, Jithin Joseph Apr 2021

Side Channel Attack Counter Measure Using A Moving Target Architecture, Jithin Joseph

Electrical and Computer Engineering ETDs

A novel countermeasure to side-channel power analysis attacks called Side-channel Power analysis Resistance for Encryption Algorithms using DPR or SPREAD is investigated in this thesis. The countermeasure leverages a strategy that is best characterized as a moving target architecture. Modern field programmable gate arrays (FPGA) architectures provide support for dynamic partial reconfiguration (DPR), a feature that allows real-time reconfiguration of the programmable logic (PL). The moving target architecture proposed in this work leverages DPR to implement a power analysis countermeasure to side-channel attacks, the most common of which are referred to as differential power analysis (DPA) and correlation power analysis …


Device-Level Predictive Modeling Of Extreme Electromagnetic Interference, Nishchay H. Sule Jul 2020

Device-Level Predictive Modeling Of Extreme Electromagnetic Interference, Nishchay H. Sule

Electrical and Computer Engineering ETDs

Radio Frequency (RF) interference is a prominent issue for modern electronic devices. As device size and supply power shrink to meet the on-going demand for compact and complex Integrated Circuits (ICs), their susceptibility to external noise coupling to the input or power supply increases significantly. One such type of noise that acts upon a system to be considered is Extreme Electromagnetic Interference (EEMI). Previous works done to understand and evaluate the impact of EEMI onto a system or sub-system have been conducted on a statistical or empirical analysis level, which has led to complex and convoluted analysis, that requires significant …


Algorithm For Computational Imaging On A Real-Time Hardware, Manish Bhattarai Dec 2017

Algorithm For Computational Imaging On A Real-Time Hardware, Manish Bhattarai

Electrical and Computer Engineering ETDs

DRAMATIC advances in the field of computational and medical imaging over the past decades have enabled many critical applications such as night vision, medical diagnosis, quality control, and remote sensing. The increasing demand for image quality and its fidelity requires an increase in pixel count and a sophisticated post-processing mechanism to efficiently store, transmit, and analyze this massive data. There is an inherent trade-off between the generation of big data by such imaging systems and efficiency in extraction of useful information within real-time constraints, limiting the efficacy of such sensors in real-time decision-making systems. The traditional imaging system gets burdened …


The Effect Of Power Supply Ramp Time On Sram Puf's, Abdelrahman T. Elshafiey Mr. Apr 2017

The Effect Of Power Supply Ramp Time On Sram Puf's, Abdelrahman T. Elshafiey Mr.

Electrical and Computer Engineering ETDs

Physical unclonable functions (PUFs) are security primitives that exploit the device mismatches. PUFs are a promising solution for hardware cryptography and key storage. They are used in many security applications including identification, authentication and key generation. SRAM is one of the popular implementations of PUFs. SRAM PUFs offer the advantage, over other PUF constructions, of reusing resources (memories) that already exist in many designs.

In this thesis, for the first time, it is demonstrated that the start-up value of an SRAM PUF could be different depending on the SRAM power supply rising time. An analytical model has been developed to …