Open Access. Powered by Scholars. Published by Universities.®
VLSI and Circuits, Embedded and Hardware Systems Commons™
Open Access. Powered by Scholars. Published by Universities.®
- Discipline
- Keyword
-
- Integrated circuits--Very large scale integration (3)
- VHDL (Computer hardware description language) (3)
- #antcenter (1)
- Artificial satellites--Control systems (1)
- Audio (1)
-
- Bipolar transistors--Design and construction--Data processing (1)
- Computer security (1)
- Computer simulation (1)
- Drone aircraft (1)
- Electronic data processing--Distributed processing (1)
- Factorized back projection (1)
- Fourier transformations (1)
- Hypercube (1)
- Image watermarking (1)
- Logic circuits--Computer simulation (1)
- Metal oxide semiconductors--Effect of radiation on (1)
- Microprocessors (1)
- Optimization (1)
- Parallel processing (Electronic computers) (1)
- Radar in aeronautics (1)
- Raspberry Pi (Computer) (1)
- Record carriers (1)
- Reverse engineering (1)
- SPICE (Computer file) (1)
- Software protection (1)
- Synthetic aperture radar (1)
- Publication Year
- Publication
- Publication Type
Articles 1 - 13 of 13
Full-Text Articles in VLSI and Circuits, Embedded and Hardware Systems
Implementation And Performance Of Factorized Backprojection On Low-Cost Commercial-Off-The-Shelf Hardware, Alec C. Rasmussen
Implementation And Performance Of Factorized Backprojection On Low-Cost Commercial-Off-The-Shelf Hardware, Alec C. Rasmussen
Theses and Dissertations
Traditional Synthetic Aperture Radar (SAR) systems are large, complex, and expensive platforms that require significant resources to operate. The size and cost of the platforms limits the potential uses of SAR to strategic level intelligence gathering or large budget research efforts. The purpose of this thesis is to implement the factorized backprojection SAR image processing algorithm in the C++ programming language and test the code's performance on a low cost, low size, weight, and power (SWAP) computer: a Raspberry Pi Model B. For a comparison of performance, a baseline implementation of filtered backprojection is adapted to C++ from pre-existing MATLAB® …
An Openeaagles Framework Extension For Hardware-In-The-Loop Swarm Simulation, Derek B. Worth
An Openeaagles Framework Extension For Hardware-In-The-Loop Swarm Simulation, Derek B. Worth
Theses and Dissertations
Unmanned Aerial Vehicle (UAV) swarm applications, algorithms, and control strategies have experienced steady growth and development over the past 15 years. Yet, to this day, most swarm development efforts have gone untested and thus unimplemented. Cost of aircraft systems, government imposed airspace restrictions, and the lack of adequate modeling and simulation tools are some of the major inhibitors to successful swarm implementation. This thesis examines how the OpenEaagles simulation framework can be extended to bridge this gap. This research aims to utilize Hardware-in-the-Loop (HIL) simulation to provide developers a functional capability to develop and test the behaviors of scalable and …
Intrinsic Physical Layer Authentication Of Integrated Circuits, William E. Cobb, Michael A. Temple, Rusty O. Baldwin, Eric W. Garcia, Eric D. Lapse
Intrinsic Physical Layer Authentication Of Integrated Circuits, William E. Cobb, Michael A. Temple, Rusty O. Baldwin, Eric W. Garcia, Eric D. Lapse
AFIT Patents
A system and method of generating and comparing a fingerprint for an integrated circuit is provided. A sensor module captures electromagnetic emissions from the integrated circuit. A feature extraction module extracts discriminating features from the captured electromagnetic emissions. A classifier training module generates a plurality of authentication fingerprints of the integrated circuit from the extracted discriminating features creating a reference fingerprint template for the integrated circuit. The reference template for the integrated circuit is stored in a database. For authentication, the reference fingerprint template from the database is compared to the generated authentication fingerprint.
Evaluation Of The Single Keybit Template Attack, Eric W. Garcia
Evaluation Of The Single Keybit Template Attack, Eric W. Garcia
Theses and Dissertations
Side Channel leakage is a serious threat to secure devices. Cryptographic information extraction is possible after examining any one of the various side channels, including electromagnetic. This work contributes a new method to achieve such a purpose. The Single Keybit Template Attack (SKTA) is introduced as a means to extract encryption keys from embedded processors and other integrated circuit devices performing DES encryptions by passively monitoring and exploiting unintentional RF emissions. Key extraction is accomplished by creating two templates for each bit value of the key based on instantaneous amplitude responses as a device executes DES operations. The resultant templates …
Dynamic Polymorphic Reconfiguration To Effectively “Cloak” A Circuit’S Function, Jeffrey L. Falkinburg
Dynamic Polymorphic Reconfiguration To Effectively “Cloak” A Circuit’S Function, Jeffrey L. Falkinburg
Theses and Dissertations
Today's society has become more dependent on the integrity and protection of digital information used in daily transactions resulting in an ever increasing need for information security. Additionally, the need for faster and more secure cryptographic algorithms to provide this information security has become paramount. Hardware implementations of cryptographic algorithms provide the necessary increase in throughput, but at a cost of leaking critical information. Side Channel Analysis (SCA) attacks allow an attacker to exploit the regular and predictable power signatures leaked by cryptographic functions used in algorithms such as RSA. In this research the focus on a means to counteract …
Removing Redundant Logic Pathways In Polymorphic Circuits, Hanseok Kim
Removing Redundant Logic Pathways In Polymorphic Circuits, Hanseok Kim
Theses and Dissertations
Evaluating the quality of software and circuit obfuscators is a research goal of great interest. However, there exists little research about evaluation of obfuscation effectiveness through analyzing and investigating redundancies found in the obfuscated variants. In this research, we consider programs represented as structural combinational circuits and then analyze obfuscated variants of those circuits through a tool that produces functionally equivalent variants based on subcircuit selection and replacement. We then consider how Boolean logic and reduction affects the size and levelization of circuit variants, giving us a concrete metric by which to consider obfuscation effectiveness. To accomplish these goals, we …
A Modular Mixed Signal Vlsi Design Approach For Digital Radar Applications, Brian M. Brakus
A Modular Mixed Signal Vlsi Design Approach For Digital Radar Applications, Brian M. Brakus
Theses and Dissertations
This study explores the idea of building a library of VHDL configurable components for use in digital radar applications. Configurable components allows a designer to choose which components he or she needs and configures those components for a specific application. By doing this, design time for ASICs and FPGAs is shortened because the components are already designed and tested. This idea is demonstrated with a configurable dynamic pipelinable fast fourier transform. Many FFT implementations exist, but this implementation is both configurable and dynamic. Pre-synthesis customization allows the FFT to be tailored to almost any DSP application, and the dynamic property …
Microdot - A Four-Bit Microcontroller Designed For Distributed Low-End Computing In Satellites, Anthony R. Woodcock
Microdot - A Four-Bit Microcontroller Designed For Distributed Low-End Computing In Satellites, Anthony R. Woodcock
Theses and Dissertations
Many satellites are an integrated collection of sensors and actuators that require dedicated real-time control. For single processor systems, additional sensors require an increase in computing power and speed to provide the multi-tasking capability needed to service each sensor. Faster processors cost more and consume more power, which taxes a satellite's power resources and may lead to shorter satellite lifetimes. An alternative design approach is a distributed network of small and low power microcontrollers designed for space that handle the computing requirements of each individual sensor and actuator. The design of microdot, a four-bit microcontroller for distributed low-end computing, is …
Microdot-A 4-Bit Synchronous Microcontroller For Space Applications, Kirby M. Watson
Microdot-A 4-Bit Synchronous Microcontroller For Space Applications, Kirby M. Watson
Theses and Dissertations
Satellites have limited power budgets due to the amount of power collected by the satellite's solar panels. The goal is to have a wide range of functionality, while running off a limited power source. Large microprocessors use large amounts of power to report back temperature and chemical sensor data to ground stations. By using small micro controllers to perform the data collection and minimizing the usage of the larger microprocessors, the satellites will save power. A prototype design of the Microdot 4-bit micro controller for space applications is presented. Requirements for the Microdot, such as microwatt power consumption and 23 …
Approximation And Optimization Of An Auditory Model For Realization In Vlsi Hardware, Samuel L. Sangregory
Approximation And Optimization Of An Auditory Model For Realization In Vlsi Hardware, Samuel L. Sangregory
Theses and Dissertations
The Auditory Image Model (AIM) is a software tool set developed to functionally model the role of the ear in the human hearing process. AIM includes detailed filter equations for the major functional portions of the ear. Currently, AIM is run on a workstation and requires 10 to 100 times real-time to process audio information and produce an auditory image. An all-digital approximation of the AIM which is suitable for implementation in very large scale integrated circuits is presented. This document details the mathematical models of AIM and the approximations and optimizations used to simplify the filtering and signal processing …
Accelerating Conservative Parallel Simulation Of Vhdl Circuits, Joel F. Hurford
Accelerating Conservative Parallel Simulation Of Vhdl Circuits, Joel F. Hurford
Theses and Dissertations
This research effort considers heuristic and cost model based techniques for the optimal partitioning of VHDL circuits for parallel simulation. Correlation statistics are gathered on a wide variety of graph-based a priori parameters. Linear regression is used to identify significant parameters for inclusion in a representative cost model. Driving a greedy search, this cost model is used to improve upon initial heuristic partitions. The influence of feedback dominated previous research so a no-feedback algorithm is used to create the initial partition The circuits studied range from 1,050 to 4,243 gates.
A Physics-Based Heterojunction Bipolar Transistor Model For Integrated Circuit Simulation, James A. Fellows
A Physics-Based Heterojunction Bipolar Transistor Model For Integrated Circuit Simulation, James A. Fellows
Theses and Dissertations
The purpose of this research effort was to derive a physics-based dc model for a Heterojunction Bipolar Transistor HBT. The dc model was then linearized to arrive at a small-signal model that accurately predicts the devices electrical behavior at microwave frequencies. This new model offers features not found in previous analytical or physics-based HBT models such as consideration of a cylindrical emitter-base geometry and is direct implementation into SPICE Simulation Program with Integrated Circuit Emphasis. The device model parameters were determined from a knowledge of the device material, geometry, and fabrication process. The model was then developed by using semiconductor …
Partitioning Structural Vhdl Circuits For Parallel Execution On Hypercubes, Kevin L. Kapp
Partitioning Structural Vhdl Circuits For Parallel Execution On Hypercubes, Kevin L. Kapp
Theses and Dissertations
Distributing simulations among multiple processors is one approach to reducing VHDL simulation time for large VLSI circuit designs. However, parallel simulation introduces the problem of how to partition the logic gates and system behaviors among the available processors in order to obtain maximum speedup. This research investigates deliberate partitioning algorithms that account for the complex inter-dependency structure of the circuit behaviors. Once an initial partition has been obtained, a border annealing algorithm is used to iteratively improve the partition. In addition, methods of measuring the cost of a partition and relating it to the resulting simulation performance are investigated. Structural …