Open Access. Powered by Scholars. Published by Universities.®

Computer Engineering Commons

Open Access. Powered by Scholars. Published by Universities.®

Articles 1 - 3 of 3

Full-Text Articles in Computer Engineering

Packet Coalescing And Server Substitution For Energy-Proportional Operation Of Network Links And Data Servers, Mehrgan Mostowfi Jan 2013

Packet Coalescing And Server Substitution For Energy-Proportional Operation Of Network Links And Data Servers, Mehrgan Mostowfi

USF Tampa Graduate Theses and Dissertations

Electricity generation for Information and Communications Technology (ICT) contributes over 2% of the human-generated CO2 to the atmosphere. Energy costs are rapidly becoming the major operational expense for ICT and may soon dwarf capital expenses as software and hardware continue to drop in price. In this dissertation, three new approaches to achieving energy-proportional operation of network links and data servers are explored.

Ethernet is the dominant wireline communications technology for Internet connectivity. IEEE 802.3az Energy Efficient Ethernet (EEE) describes a Low Power Idle (LPI) mechanism for allowing Ethernet links to sleep. A method of coalescing packets to consolidate link idle …


Asymmetric Passive Dynamic Walker Used To Examine Gait Rehabilitation Methods, John Sushko Jan 2011

Asymmetric Passive Dynamic Walker Used To Examine Gait Rehabilitation Methods, John Sushko

USF Tampa Graduate Theses and Dissertations

Testing gait rehabilitation devices on humans can be a difficult task, due to the effects of the neurological controls of the human body. This thesis advances the use of a passive dynamic walker (PDW) tuned to have asymmetric gait patterns similar to those with physical impairments to test rehabilitation devices. A passive dynamic walker is a multipendulum system that has a stable gait pattern when walking down a slope without any energy inputs except the forces due to gravity. A PDW model is better suited for testing rehabilitation devices because it has been shown to resemble human gait and separates …


Gate Level Dynamic Energy Estimation In Asynchronous Circuits Using Petri Nets, Ryan Mabry Jun 2007

Gate Level Dynamic Energy Estimation In Asynchronous Circuits Using Petri Nets, Ryan Mabry

USF Tampa Graduate Theses and Dissertations

This thesis introduces a new methodology for energy estimation in asynchronous circuits. Unlike existing probabilistic methods, this is the first simulative work for energy estimation in all types of asynchronous circuits.

The new simulative methodology is based on Petri net modeling. A real delay model is incorporated to capture both gate delays and interconnect delays. The switching activity at each gate is captured to measure the average dynamic energy consumed per request/acknowledge handshaking pair. The new type of Petri net is called Hierarchical Colored Asynchronous Hardware Petri net (HCAHPN). The HCAHPN is able to capture the temporal and spatial correlations …