Open Access. Powered by Scholars. Published by Universities.®
- Discipline
-
- Computer Sciences (32)
- Electrical and Computer Engineering (32)
- Physical Sciences and Mathematics (32)
- Hardware Systems (23)
- Computer and Systems Architecture (15)
-
- Digital Circuits (11)
- VLSI and Circuits, Embedded and Hardware Systems (10)
- Artificial Intelligence and Robotics (5)
- Digital Communications and Networking (5)
- Electrical and Electronics (5)
- Software Engineering (5)
- Other Computer Engineering (4)
- Aerospace Engineering (3)
- Aviation (3)
- Data Storage Systems (3)
- Numerical Analysis and Scientific Computing (3)
- Theory and Algorithms (3)
- Biomedical (2)
- Graphics and Human Computer Interfaces (2)
- Information Security (2)
- Operations Research, Systems Engineering and Industrial Engineering (2)
- Robotics (2)
- Signal Processing (2)
- Systems Science (2)
- Systems and Communications (2)
- Aeronautical Vehicles (1)
- Aviation Safety and Security (1)
- Chemical Engineering (1)
- Institution
-
- TÜBİTAK (10)
- California Polytechnic State University, San Luis Obispo (8)
- University of Arkansas, Fayetteville (8)
- University of Massachusetts Amherst (8)
- University of Tennessee, Knoxville (6)
-
- Clemson University (4)
- Utah State University (4)
- Selected Works (3)
- University of South Carolina (3)
- Wright State University (3)
- Air Force Institute of Technology (2)
- Brigham Young University (2)
- China Simulation Federation (2)
- Embry-Riddle Aeronautical University (2)
- Florida Institute of Technology (2)
- Washington University in St. Louis (2)
- Western Michigan University (2)
- Grand Valley State University (1)
- Marquette University (1)
- Southern Adventist University (1)
- Universitas Indonesia (1)
- University of Kentucky (1)
- University of Nevada, Las Vegas (1)
- University of New Mexico (1)
- University of South Florida (1)
- Western University (1)
- Publication Year
- Publication
-
- Masters Theses (11)
- Turkish Journal of Electrical Engineering and Computer Sciences (10)
- Theses and Dissertations (8)
- Graduate Theses and Dissertations (7)
- All Graduate Theses and Dissertations, Spring 1920 to Summer 2023 (4)
-
- Master's Theses (4)
- Browse all Theses and Dissertations (3)
- Computer Engineering (3)
- Doctoral Dissertations (3)
- All Dissertations (2)
- All Theses (2)
- Journal of System Simulation (2)
- Masters Theses 1911 - February 2014 (2)
- McKelvey School of Engineering Theses & Dissertations (2)
- Andrew J. Kornecki (1)
- Computer Science and Computer Engineering Undergraduate Honors Theses (1)
- Department of Electrical Engineering and Computer Science - Daytona Beach (1)
- Electrical Engineering (1)
- Electrical and Computer Engineering ETDs (1)
- Electronic Thesis and Dissertation Repository (1)
- Faculty Publications (1)
- Faculty Works (1)
- Information Science Faculty Publications (1)
- Makara Journal of Technology (1)
- Master's Theses (2009 -) (1)
- Miriam Leeser (1)
- Ole J Mengshoel (1)
- Open Access Dissertations (1)
- Publications (1)
- UNLV Theses, Dissertations, Professional Papers, and Capstones (1)
- Publication Type
Articles 1 - 30 of 80
Full-Text Articles in Computer Engineering
Accelerating Machine Learning Inference For Satellite Component Feature Extraction Using Fpgas., Andrew Ekblad
Accelerating Machine Learning Inference For Satellite Component Feature Extraction Using Fpgas., Andrew Ekblad
Theses and Dissertations
Running computer vision algorithms requires complex devices with lots of computing power, these types of devices are not well suited for space deployment. The harsh radiation environment and limited power budgets have hindered the ability of running advanced computer vision algorithms in space. This problem makes running an on-orbit servicing detection algorithm very difficult. This work proposes using a low powered FPGA to accelerate the computer vision algorithms that enable satellite component feature extraction. This work uses AMD/Xilinx’s Zynq SoC and DPU IP to run model inference. Experiments in this work centered around improving model post processing by creating implementations …
Qasm-To-Hls: A Framework For Accelerating Quantum Circuit Emulation On High-Performance Reconfigurable Computers, Anshul Maurya
Qasm-To-Hls: A Framework For Accelerating Quantum Circuit Emulation On High-Performance Reconfigurable Computers, Anshul Maurya
Theses and Dissertations
High-performance reconfigurable computers (HPRCs) make use of Field-Programmable Gate Arrays (FPGAs) for efficient emulation of quantum algorithms. Generally, algorithm-specific architectures are implemented on the FPGAs and there is very little flexibility. Moreover, mapping a quantum algorithm onto its equivalent FPGA emulation architecture is challenging. In this work, we present an automation framework for converting quantum circuits to their equivalent FPGA emulation architectures. The framework processes quantum circuits represented in Quantum Assembly Language (QASM) and derives high-level descriptions of the hardware emulation architectures for High-Level Synthesis (HLS) on HPRCs. The framework generates the code for a heterogeneous architecture consisting of a …
Svar: A Virtual Machine For Portable Code On Reconfigurable Accelerators, Nathaniel Fredricks
Svar: A Virtual Machine For Portable Code On Reconfigurable Accelerators, Nathaniel Fredricks
Computer Science and Computer Engineering Undergraduate Honors Theses
The SPAR-2 array processor was designed as an overlay architecture for implementation on Xilinx Field Programmable Gate Arrays (FPGAs). As an overlay, the SPAR-2 array processor can be configured to take advantage of the specific resources available on different FPGAs. However once configured, the SPAR-2 requires programmer’s to have knowledge of the low level architecture, and write platform-specific code. In this thesis SVAR, a hardware/software co-designed virtual machine, is proposed that runs on the SPAR-2. SVAR allows programmers to write portable, platform-independent code once and have it interpreted for any specific configuration. Results are presented that verify the virtual machine …
Applying Hls To Fpga Data Preprocessing In The Advanced Particle-Astrophysics Telescope, Meagan Konst
Applying Hls To Fpga Data Preprocessing In The Advanced Particle-Astrophysics Telescope, Meagan Konst
McKelvey School of Engineering Theses & Dissertations
The Advanced Particle-astrophysics Telescope (APT) and its preliminary iteration the Antarctic Demonstrator for APT (ADAPT) are highly collaborative projects that seek to capture gamma-ray emissions. Along with dark matter and ultra-heavy cosmic ray nuclei measurements, APT will provide sub-degree localization and polarization measurements for gamma-ray transients. This will allow for devices on Earth to point to the direction from which the gamma-ray transients originated in order to collect additional data. The data collection process is as follows. A scintillation occurs and is detected by the wavelength-shifting fibers. This signal is then read by an ASIC and stored in an ADC …
Design And Implementation Of A Low Cost And Portable Tactile Stimulator, Coşkun Kazma, Vecdi̇ Emre Levent, Merve Çardak, Ni̇zametti̇n Aydin
Design And Implementation Of A Low Cost And Portable Tactile Stimulator, Coşkun Kazma, Vecdi̇ Emre Levent, Merve Çardak, Ni̇zametti̇n Aydin
Turkish Journal of Electrical Engineering and Computer Sciences
When central nervous system has a problem, somatic area I and II respond to stimulation differently. Therefore, it is possible to identify some of the central nervous diseases when somatosensory on the fingertip is stimulated and responses are recorded and analyzed. We designed a system to stimulate the mechanoreceptors on fingertips. It is composed of a mechanical system for fingertip stimulation, an embedded controller, a control computer, and a software to control overall operation. During test, mechanoreceptors are stimulated according to the test protocols. Individuals' answers are recorded to be evaluated by the developed software. In this study, several design …
The Development Of Tigra: A Zero Latency Interface For Accelerator Communication In Risc-V Processors, Wesley Brad Green
The Development Of Tigra: A Zero Latency Interface For Accelerator Communication In Risc-V Processors, Wesley Brad Green
All Dissertations
Field programmable gate arrays (FPGA) give developers the ability to design application specific hardware by means of software, providing a method of accelerating algorithms with higher power efficiency when compared to CPU or GPU accelerated applications. FPGA accelerated applications tend to follow either a loosely coupled or tightly coupled design. Loosely coupled designs often use OpenCL to utilize the FPGA as an accelerator much like a GPU, which provides a simplifed design flow with the trade-off of increased overhead and latency due to bus communication. Tightly coupled designs modify an existing CPU to introduce instruction set extensions to provide a …
Evaluation Of Robust Deep Learning Pipelines Targeting Low Swap Edge Deployment, David Carter Cornett
Evaluation Of Robust Deep Learning Pipelines Targeting Low Swap Edge Deployment, David Carter Cornett
Masters Theses
The deep learning technique of convolutional neural networks (CNNs) has greatly advanced the state-of-the-art for computer vision tasks such as image classification and object detection. These solutions rely on large systems leveraging wattage-hungry GPUs to provide the computational power to achieve such performance. However, the size, weight and power (SWaP) requirements of these conventional GPU-based deep learning systems are not suitable when a solution requires deployment to so called "Edge" environments such as autonomous vehicles, unmanned aerial vehicles (UAVs) and smart security cameras.
The objective of this work is to benchmark FPGA-based alternatives to conventional GPU systems that have the …
Internet Infrastructures For Large Scale Emulation With Efficient Hw/Sw Co-Design, Aiden K. Gula
Internet Infrastructures For Large Scale Emulation With Efficient Hw/Sw Co-Design, Aiden K. Gula
Masters Theses
Connected systems are becoming more ingrained in our daily lives with the advent of cloud computing, the Internet of Things (IoT), and artificial intelligence. As technology progresses, we expect the number of networked systems to rise along with their complexity. As these systems become abstruse, it becomes paramount to understand their interactions and nuances. In particular, Mobile Ad hoc Networks (MANET) and swarm communication systems exhibit added complexity due to a multitude of environmental and physical conditions. Testing these types of systems is challenging and incurs high engineering and deployment costs. In this work, we propose a scalable MANET emulation …
Hardware Acceleration In Image Stitching: Gpu Vs Fpga, Joshua David Edgcombe
Hardware Acceleration In Image Stitching: Gpu Vs Fpga, Joshua David Edgcombe
Masters Theses
Image stitching is a process where two or more images with an overlapping field of view are combined. This process is commonly used to increase the field of view or image quality of a system. While this process is not particularly difficult for modern personal computers, hardware acceleration is often required to achieve real-time performance in low-power image stitching solutions. In this thesis, two separate hardware accelerated image stitching solutions are developed and compared. One solution is accelerated using a Xilinx Zynq UltraScale+ ZU3EG FPGA and the other solution is accelerated using an Nvidia RTX 2070 Super GPU. The image …
Side Channel Attack Counter Measure Using A Moving Target Architecture, Jithin Joseph
Side Channel Attack Counter Measure Using A Moving Target Architecture, Jithin Joseph
Electrical and Computer Engineering ETDs
A novel countermeasure to side-channel power analysis attacks called Side-channel Power analysis Resistance for Encryption Algorithms using DPR or SPREAD is investigated in this thesis. The countermeasure leverages a strategy that is best characterized as a moving target architecture. Modern field programmable gate arrays (FPGA) architectures provide support for dynamic partial reconfiguration (DPR), a feature that allows real-time reconfiguration of the programmable logic (PL). The moving target architecture proposed in this work leverages DPR to implement a power analysis countermeasure to side-channel attacks, the most common of which are referred to as differential power analysis (DPA) and correlation power analysis …
Edge Computing For Deep Learning-Based Distributed Real-Time Object Detection On Iot Constrained Platforms At Low Frame Rate, Lakshmikavya Kalyanam
Edge Computing For Deep Learning-Based Distributed Real-Time Object Detection On Iot Constrained Platforms At Low Frame Rate, Lakshmikavya Kalyanam
USF Tampa Graduate Theses and Dissertations
In the era of IoT (Internet of Things) and edge computing, there is a rising need for real-time applications in the domain of computer vision. The increase in hardware computing capabilities gave rise to applications of neural networks in various fields. Implementing IoT with neural networks in domains such as image and video recognition has shown promising performance when deployed in complex environments. There is an emerging demand for applications that require data computation in real-time with low latency. In an effort to address these issues, while keeping in mind the computing capabilities of IoT devices, we seek to develop …
Domain Specific Computing In Tightly-Coupled Heterogeneous Systems, Anthony Michael Cabrera
Domain Specific Computing In Tightly-Coupled Heterogeneous Systems, Anthony Michael Cabrera
McKelvey School of Engineering Theses & Dissertations
Over the past several decades, researchers and programmers across many disciplines have relied on Moores law and Dennard scaling for increases in compute capability in modern processors. However, recent data suggest that the number of transistors per square inch on integrated circuits is losing pace with Moores laws projection due to the breakdown of Dennard scaling at smaller semiconductor process nodes. This has signaled the beginning of a new “golden age in computer architecture” in which the paradigm will be shifted from improving traditional processor performance for general tasks to architecting hardware that executes a class of applications in a …
Compound Effects Of Clock And Voltage Based Power Side-Channel Countermeasures, Jacqueline Lagasse
Compound Effects Of Clock And Voltage Based Power Side-Channel Countermeasures, Jacqueline Lagasse
Masters Theses
The power side-channel attack, which allows an attacker to derive secret information from power traces, continues to be a major vulnerability in many critical systems. Numerous countermeasures have been proposed since its discovery as a serious vulnerability, including both hardware and software implementations. Each countermeasure has its own drawback, with some of the highly effective countermeasures incurring large overhead in area and power. In addition, many countermeasures are quite invasive to the design process, requiring modification of the design and therefore additional validation and testing to ensure its accuracy. Less invasive countermeasures that do not require directly modifying the system …
Evaluating And Improving The Seu Reliability Of Artificial Neural Networks Implemented In Sram-Based Fpgas With Tmr, Brittany Michelle Wilson
Evaluating And Improving The Seu Reliability Of Artificial Neural Networks Implemented In Sram-Based Fpgas With Tmr, Brittany Michelle Wilson
Theses and Dissertations
Artificial neural networks (ANNs) are used in many types of computing applications. Traditionally, ANNs have been implemented in software, executing on CPUs and even GPUs, which capitalize on the parallelizable nature of ANNs. More recently, FPGAs have become a target platform for ANN implementations due to their relatively low cost, low power, and flexibility. Some safety-critical applications could benefit from ANNs, but these applications require a certain level of reliability. SRAM-based FPGAs are sensitive to single-event upsets (SEUs), which can lead to faults and errors in execution. However there are techniques that can mask such SEUs and thereby improve the …
Dynamic Reconfigurable Real-Time Video Processing Pipelines On Sram-Based Fpgas, Andrew Elbert Wilson
Dynamic Reconfigurable Real-Time Video Processing Pipelines On Sram-Based Fpgas, Andrew Elbert Wilson
Theses and Dissertations
For applications such as live video processing, there is a high demand for high performance and low latency solutions. The configurable logic in FPGAs allows for custom hardware to be tailored to a specific video application. These FPGA designs require technical expertise and lengthy implementation times by vendor tools for each unique solution. This thesis presents a dynamically configurable topology as an FPGA overlay to deploy custom hardware processing pipelines during run-time by utilizing dynamic partial reconfiguration. Within the FPGA overlay, a configurable topology with a routable switch allows video streams to be copied and mixed to create complex data …
Embedded Real Time Network Multimedia Data Transmission Method, Zaijian Wang, Ting Wan, Dandan Wu, Qingqing Xing
Embedded Real Time Network Multimedia Data Transmission Method, Zaijian Wang, Ting Wan, Dandan Wu, Qingqing Xing
Journal of System Simulation
Abstract: To improve the speed of data acquisition and real-time video transmission, Filed Programmable Gate Array (FPGA) as the core processor, the Verilog HDL was used to describe the circuit function realization to realize the high-speed access of Synchronous Dynamic Random Access Memory (SDRAM) based on a typical network real-time transmission network multimedia service data. The new high-speed real-time transmission of video data took full advantage of the characteristics of FPGA parallel processing to improve video data acquisition and transmission rates. The experimental results demonstrate the effectiveness of the method.
Flexible Fault Tolerance For The Robot Operating System, Sukhman S. Marok
Flexible Fault Tolerance For The Robot Operating System, Sukhman S. Marok
Master's Theses
The introduction of autonomous vehicles has the potential to reduce the number of accidents and save countless lives. These benefits can only be realized if autonomous vehicles can prove to be safer than human drivers. There is a large amount of active research around developing robust algorithms for all parts of the autonomous vehicle stack including sensing, localization, mapping, perception, prediction, planning, and control. Additionally, some of these research projects have involved the use of the Robot Operating System (ROS). However, another key aspect of realizing an autonomous vehicle is a fault-tolerant design that can ensure the safe operation of …
An Fpga-Based Hardware Accelerator For The Digital Image Correlation Engine, Keaten Stokke
An Fpga-Based Hardware Accelerator For The Digital Image Correlation Engine, Keaten Stokke
Graduate Theses and Dissertations
The work presented in this thesis was aimed at the development of a hardware accelerator for the Digital Image Correlation engine (DICe) and compare two methods of data access, USB and Ethernet. The original DICe software package was created by Sandia National Laboratories and is written in C++. The software runs on any typical workstation PC and performs image correlation on available frame data produced by a camera. When DICe is introduced to a high volume of frames, the correlation time is on the order of days. The time to process and analyze data with DICe becomes a concern when …
An Overlay Architecture For Pattern Matching, Rasha Elham Karakchi
An Overlay Architecture For Pattern Matching, Rasha Elham Karakchi
Theses and Dissertations
Deterministic and Non-deterministic Finite Automata (DFA and NFA) comprise the fundamental unit of work for many emerging big data applications, motivating recent efforts to develop Domain-Specific Architectures (DSAs) to exploit fine-grain parallelism available in automata workloads.
This dissertation presents NAPOLY (Non-Deterministic Automata Processor Over- LaY), an overlay architecture and associated software that attempt to maximally exploit on-chip memory parallelism for NFA evaluation. In order to avoid an upper bound in NFA size that commonly affects prior efforts, NAPOLY is optimized for runtime reconfiguration, allowing for full reconfiguration in 10s of microseconds. NAPOLY is also parameterizable, allowing for offline generation of …
Trustworthy Systems And Protocols For The Internet Of Things, Arman Pouraghily
Trustworthy Systems And Protocols For The Internet Of Things, Arman Pouraghily
Doctoral Dissertations
Processor-based embedded systems are integrated into many aspects of everyday life such as industrial control, automotive systems, healthcare, the Internet of Things, etc. As Moore’s law progresses, these embedded systems have moved from simple microcontrollers to full-scale embedded computing systems with multiple processor cores and operating systems support. At the same time, the security of these devices has also become a key concern. Our main focus in this work is the security and privacy of the embedded systems used in IoT systems. In the first part of this work, we take a look at the security of embedded systems from …
Time-Difference Circuits: Methodology, Design, And Digital Realization, Shuo Li
Time-Difference Circuits: Methodology, Design, And Digital Realization, Shuo Li
Doctoral Dissertations
This thesis presents innovations for a special class of circuits called Time Difference (TD) circuits. We introduce a signal processing methodology with TD signals that alters the target signal from a magnitude perspective to time interval between two time events and systematically organizes the primary TD functions abstracted from existing TD circuits and systems. The TD circuits draw attention from a broad range of application fields. In addition, highly evolved complementary metal-oxide-semiconductor (CMOS) technology suffers from various problems related to voltage and current amplitude signal processing methods. Compared to traditional analog and digital circuits, TD circuits bring several compelling features: …
Adaptive-Hybrid Redundancy For Radiation Hardening, Nicolas S. Hamilton
Adaptive-Hybrid Redundancy For Radiation Hardening, Nicolas S. Hamilton
Theses and Dissertations
An Adaptive-Hybrid Redundancy (AHR) mitigation strategy is proposed to mitigate the effects of Single Event Upset (SEU) and Single Event Transient (SET) radiation effects. AHR is adaptive because it switches between Triple Modular Redundancy (TMR) and Temporal Software Redundancy (TSR). AHR is hybrid because it uses hardware and software redundancy. AHR is demonstrated to run faster than TSR and use less energy than TMR. Furthermore, AHR allows space vehicle designers, mission planners, and operators the flexibility to determine how much time is spent in TMR and TSR. TMR mode provides faster processing at the expense of greater energy usage. TSR …
An Fpga Implementation Of Digital Guitar Effects, Carson James Robles
An Fpga Implementation Of Digital Guitar Effects, Carson James Robles
Computer Engineering
One of the most versatile aspects of the electric guitar is its ability to change its sound completely and on-the-fly through the use of effects pedals. Conventional guitar pedals contain one effect and can be chained together. The goal of this project is to serve as a contained multi-effects station with five popular electric guitar effects packed into one product. On top of this, the effects each have two tunable parameters to allow users to dial in the exact tone they are looking for. All of the signal processing done in this project is conducted on an FPGA which also …
Simulation Of Electronic Transformer In Line With Ft3 Frame Format, Yu Fei, Hailong Zhang, Qingle Sun
Simulation Of Electronic Transformer In Line With Ft3 Frame Format, Yu Fei, Hailong Zhang, Qingle Sun
Journal of System Simulation
Abstract: In the power system, electronic current transformer based on the Rogowski coil has been widely used in digital substation. Based on the analysis of its composition and structure, the electronic transformer is simulated by the Simulink module in Matlab. Rogowski coil is used to simulate the traditional transformer. Using Σ-Δ ADC converter and digital filter, analog signal from the high-pressure side is converted to digital output data, which is sent via fiber optic Ethernet to FPGA development board after FT3 format framing by Simulink. The data is then sent to the merged unit of transformer’s interface after Manchester encoding …
Accelerating Reverse Engineering Image Processing Using Fpga, Matthew Joshua Harris
Accelerating Reverse Engineering Image Processing Using Fpga, Matthew Joshua Harris
Browse all Theses and Dissertations
In recent decades, field programmable gate arrays (FPGAs) have evolved beyond simple, expensive computational components with minimal computing power to complex, inexpensive computational engines. Today, FPGAs can perform algorithmically complex problems with improved performance compared to sequential CPUs by taking advantage of parallelization. This concept can be readily applied to the computationally dense field of image manipulation and analysis. Processed on a standard CPU, image manipulation suffers with large image sets processed by highly sequential algorithms, but by carefully adhering to data dependencies, parallelized FPGA functions or kernels offer the possibility of significant improvement through threaded CPU functions. This thesis …
Leveraging Blockchain To Mitigate The Risk Of Counterfeit Microelectronics In Its Supply Chain, Aman Ali Pogaku
Leveraging Blockchain To Mitigate The Risk Of Counterfeit Microelectronics In Its Supply Chain, Aman Ali Pogaku
Browse all Theses and Dissertations
System on Chip (SoC) is the backbone component of the electronics industry nowadays. ASIC and FPGA-based SoCs are the two most popular methods of manufacturing SoCs. However, both ASIC and FPGA industries are plagued with risks of counterfeits due to the limitations in Security, Accountability, Complexity, and Governance of their supply chain management. As a result, the current practices of these microelectronics supply chain suffer from performance and efficiency bottlenecks. In this research, we are incorporating blockchain technology into the FPGA and ASIC microelectronic supply chain to help mitigate the risk of counterfeit microelectronics through a secure and decentralized solution …
Compact Hardware Implementation Of A Sha-3 Core For Wireless Body Sensor Networks, Yi Yang, Debiao He, Neeraj Kumar, Sherali Zeadally
Compact Hardware Implementation Of A Sha-3 Core For Wireless Body Sensor Networks, Yi Yang, Debiao He, Neeraj Kumar, Sherali Zeadally
Information Science Faculty Publications
One of the most important Internet of Things applications is the wireless body sensor network (WBSN), which can provide universal health care, disease prevention, and control. Due to large deployments of small scale smart sensors in WBSNs, security, and privacy guarantees (e.g., security and safety-critical data, sensitive private information) are becoming a challenging issue because these sensor nodes communicate using an open channel, i.e., Internet. We implement data integrity (to resist against malicious tampering) using the secure hash algorithm 3 (SHA-3) when smart sensors in WBSNs communicate with each other using the Internet. Due to the limited resources (i.e., storage, …
A Basic, Four Logic Cluster, Disjoint Switch Connected Fpga Architecture, Joseph Prachar
A Basic, Four Logic Cluster, Disjoint Switch Connected Fpga Architecture, Joseph Prachar
Computer Engineering
This paper seeks to describe the process of developing a new FPGA architecture from nothing, both in terms of knowledge about FPGAs and in initial design material. Specifically, this project set out to design an FPGA architecture which can implement a simple state machine type design with 10 inputs, 10 outputs and 10 states. The open source Verilog-to-Routing FPGA CAD flow tool was used in order to synthesize, place, and route HDL files onto the architecture. This project was completed in terms of the spirit of the original goals of implementing an FPGA from scratch. Although, the project resulted in …
Progressive Network Deployment, Performance, And Control With Software-Defined Networking, Daniel J. Casey
Progressive Network Deployment, Performance, And Control With Software-Defined Networking, Daniel J. Casey
Theses and Dissertations
The inflexible nature of traditional computer networks has led to tightly-integrated systems that are inherently difficult to manage and secure. New designs move low-level network control into software creating software-defined networks (SDN). Augmenting an existing network with these enhancements can be expensive and complex. This research investigates solutions to these problems. It is hypothesized that an add-on device, or "shim" could be used to make a traditional switch behave as an OpenFlow SDN switch while maintaining reasonable performance. A design prototype is found to cause approximately 1.5% reduction in throughput for one ow and less than double increase in latency, …
Highly Accurate And Sensitive Short Read Aligner, Mehmet Yağmur Gök, Sezer Gören Uğurdağ, Cem Ünsalan, Mahmut Şami̇l Sağiroğlu
Highly Accurate And Sensitive Short Read Aligner, Mehmet Yağmur Gök, Sezer Gören Uğurdağ, Cem Ünsalan, Mahmut Şami̇l Sağiroğlu
Turkish Journal of Electrical Engineering and Computer Sciences
Next-generation sequencing generates large numbers of short reads from DNA. This makes it difficult to process and store. Therefore, efficient sequence alignment and mapping techniques are needed in bioinformatics. Alignment and mapping are the basic steps involved in genetic data analysis. The Smith-Waterman (SW) algorithm, a well-known dynamic programming algorithm, is often used for this purpose. In this work, we propose to utilize Phred quality scores in Gotoh's affine gap model to increase the accuracy and sensitivity of the SW algorithm. Hardware platforms such as FPGAs and GPUs are commonly used to solve computationally expensive problems. In this work, a …