Open Access. Powered by Scholars. Published by Universities.®
- Institution
Articles 1 - 5 of 5
Full-Text Articles in Computer Engineering
Digital Simulations Of Memristors Towards Integration With Reconfigurable Computing, Ivris Raymond
Digital Simulations Of Memristors Towards Integration With Reconfigurable Computing, Ivris Raymond
Computer Science and Computer Engineering Undergraduate Honors Theses
The end of Moore’s Law has been predicted for decades. Demand for increased parallel computational performance has been increased by improvements in machine learning. This past decade has demonstrated the ever-increasing creativity and effort necessary to extract scaling improvements in CMOS fabrication processes. However, CMOS scaling is nearing its fundamental physical limits. A viable path for increasing performance is to break the von Neumann bottleneck. In-memory computing using emerging memory technologies (e.g. ReRam, STT, MRAM) offers a potential path beyond the end of Moore’s Law. However, there is currently very little support from industry tools for designers wishing to incorporate …
Otter Vector Extension, Alexis A. Peralta
Otter Vector Extension, Alexis A. Peralta
Computer Engineering
This paper offers an implementation of a subset of the "RISC-V 'V' Vector Extension", v0.7.x. The "RISC-V 'V' Vector Extension" is the proposed vector instruction set for RISC-V open-source architecture. Vectors are inherently data-parallel, allowing for significant performance increases. Vectors have applications in fields such as cryptography, graphics, and machine learning. A vector processing unit was added to Cal Poly's RISC-V multi-cycle architecture, known as the OTTER. Computationally intensive programs running on the OTTER Vector Extension ran over three times faster when compared to the baseline multi-cycle implementation. Memory intensive applications saw similar performance increases.
Stargrazer One: A New Architecture For Distributed Maximum Power Point Tracking Of Solar Photovoltaic Sources, Edgard Munoz-Coreas
Stargrazer One: A New Architecture For Distributed Maximum Power Point Tracking Of Solar Photovoltaic Sources, Edgard Munoz-Coreas
Theses and Dissertations--Electrical and Computer Engineering
The yield from a solar photovoltaic (PV) source is dependent on factors such as light and temperature. A control system called a maximum power point tracker (MPPT) ensures that the yield from a solar PV source is maximized in spite of these factors. This thesis presents a novel implementation of a perturb and observe (PO) MPPT.
The implementation uses a switched capacitor step down converter and a custom digital circuit implementation of the PO algorithm. Working in tandem, the switched capacitor step down converter and the custom digital circuit implementation were able to successfully track the maximum power point of …
On High-Performance Parallel Fixed-Point Decimal Multiplier Designs, Ming Zhu
On High-Performance Parallel Fixed-Point Decimal Multiplier Designs, Ming Zhu
UNLV Theses, Dissertations, Professional Papers, and Capstones
High-performance, area-efficient hardware implementation of decimal multiplication is preferred to slow software simulations in a number of key scientific and financial application areas, where errors caused by converting decimal numbers into their approximate binary representations are not acceptable.
Multi-digit parallel decimal multipliers involve two major stages: (i) the partial product generation (PPG) stage, where decimal partial products are determined by selecting the right versions of the pre-computed multiples of the multiplicand, followed by (ii) the partial product accumulation (PPA) stage, where all the partial products are shifted and then added together to obtain the final multiplication product. In this thesis, …
Design Of A Parallel Discrete Event Simulation Coprocessor, Jacob L. Berlin
Design Of A Parallel Discrete Event Simulation Coprocessor, Jacob L. Berlin
Theses and Dissertations
A Parallel Discrete Event Simulation Coprocessor was designed to off- load the synchronization overhead from the processors executing the application. In a multiprocessor architecture, one coprocessor executes the synchronization routines for each host processor. Speedup can be achieved when the host processor executes the application and the coprocessor concurrently executes synchronization routines. The coprocessor uses a programmable microcode control store to guarantee flexibility in the synchronization routines. The coprocessor uses an Extreme Search Associative Memory to support fast Next Event Queue NEQ management. This associative memory uses bit-serial word-parallel search logic to provide 01 insert and retrieval time of events …