Open Access. Powered by Scholars. Published by Universities.®

Computer Engineering Commons

Open Access. Powered by Scholars. Published by Universities.®

Computer Sciences

University of South Florida

Theses/Dissertations

Compiler Directed Power Gating

Articles 1 - 1 of 1

Full-Text Articles in Computer Engineering

Architecture And Compiler Support For Leakage Reduction Using Power Gating In Microprocessors, Soumyaroop Roy Aug 2010

Architecture And Compiler Support For Leakage Reduction Using Power Gating In Microprocessors, Soumyaroop Roy

Graduate Theses and Dissertations

Power gating is a technique commonly used for runtime leakage reduction in digital CMOS circuits. In microprocessors, power gating can be implemented by using sleep transistors to selectively deactivate circuit modules when they are idle during program execution. In this dissertation, a framework for power gating arithmetic functional units in embedded microprocessors with architecture and compiler support is proposed. During compile time, program regions are identified where one or more functional units are idle and sleep instructions are inserted into the code so that those units can be put to sleep during program execution. Subsequently, when their need is detected ...