Open Access. Powered by Scholars. Published by Universities.®
<p>Asynchronous circuits -- Computer-aided design<br />Sequential circuits<br />Electronic circuit design</p>
Articles 1 - 1 of 1
Full-Text Articles in Entire DC Network
A Method For Generating Uts Assignments With An Iterative State Transition Algorithm, Dattatraya Govind Raj-Karne
A Method For Generating Uts Assignments With An Iterative State Transition Algorithm, Dattatraya Govind Raj-Karne
Doctoral Dissertations
"There is a lack of systematic procedures that can be used to find uni-code totally sequential (UTS) assignments from a flow table description of an asynchronous sequential circuit. Presented here is an iterative internal state assignment method. This method consists of three algorithms. The first generates a minimum variable initial assignment from a flow table description. The second tests the validity of this assignment by constructing minimum length transition paths without crossover and the third augments this assignment by adding an internal state variable in the event that all transition paths cannot be constructed without crossover. The second and the …