Open Access. Powered by Scholars. Published by Universities.®
- Discipline
Articles 1 - 2 of 2
Full-Text Articles in Entire DC Network
Developmental Markers Of Genetic Liability To Autism In Parents: A Longitudinal, Multigenerational Study, Molly Losh, Gary E. Martin, Michelle Lee, Jessica Klusek, John Sideris, Sheila Barron, Thomas Wassink
Developmental Markers Of Genetic Liability To Autism In Parents: A Longitudinal, Multigenerational Study, Molly Losh, Gary E. Martin, Michelle Lee, Jessica Klusek, John Sideris, Sheila Barron, Thomas Wassink
Faculty Publications
Genetic liability to autism spectrum disorder (ASD) can be expressed in unaffected relatives through subclinical, genetically meaningful traits, or endophenotypes. This study aimed to identify developmental endophenotypes in parents of individuals with ASD by examining parents' childhood academic development over the school-age period. A cohort of 139 parents of individuals with ASD were studied, along with their children with ASD and 28 controls. Parents' childhood records in the domains of language, reading, and math were studied from grades K-12. Results indicated that relatively lower performance and slower development of skills (particularly language related skills), and an uneven rate of development …
Fpga Acceleration Of Gene Rearrangement Analysis, Jason D. Bakos
Fpga Acceleration Of Gene Rearrangement Analysis, Jason D. Bakos
Faculty Publications
In this paper we present our work toward FPGA acceleration of phylogenetic reconstruction, a type of analysis that is commonly performed in the fields of systematic biology and comparative genomics. In our initial study, we have targeted a specific application that reconstructs maximum-parsimony (MP) phylogenies for gene-rearrangement data. Like other prevalent applications in computational biology, this application relies on a control-dependent, memory-intensive, and non-arithmetic combinatorial optimization algorithm. To achieve hardware acceleration, we developed an FPGA core design that implements the application's primary bottleneck computation. Because our core is lightweight, we are able to synthesize multiple cores on a single FPGA. …