Open Access. Powered by Scholars. Published by Universities.®
Articles 1 - 1 of 1
Full-Text Articles in Entire DC Network
A Study Of The Effect Of Memory System Configuration On The Power Consumption Of An Fpga Processor, Adam Blalock
A Study Of The Effect Of Memory System Configuration On The Power Consumption Of An Fpga Processor, Adam Blalock
Senior Honors Projects, 2010-2019
With electrical energy being a finite resource, feasible methods of reducing system power consumption continue to be of great importance within the field of computing, especially as computers proliferate. A victim cache is a small fully associative cache that “captures” lines evicted from L1 cache memory, thereby reducing lower memory accesses and compensating for conflict misses. Little experimentation has been done to evaluate its effect on system power behavior and consumption. This project investigates the performance and power consumption of three different processor memory designs for a sample program using a field programmable gate array (FPGA) and the Vivado Integrated …