Open Access. Powered by Scholars. Published by Universities.®

Digital Commons Network

Open Access. Powered by Scholars. Published by Universities.®

Computer Sciences

LSU Master's Theses

Virtual testbed

Publication Year

Articles 1 - 2 of 2

Full-Text Articles in Entire DC Network

An Architecture For Embedded System Communication, Chakradhar Medavarapu Jan 2007

An Architecture For Embedded System Communication, Chakradhar Medavarapu

LSU Master's Theses

Time is a major constraint in the development of most embedded systems. In many cases, the development of embedded software is directly dependent on the development of the embedded systems. This calls for a development framework that enables embedded software and hardware to be developed in parallel. In an attempt to solve the problem, a concept prototype hardware-in-the-loop (HIL) simulation methodology has been proposed and implemented at the Ohio State University for the TMS320LF2407A DSP board. We build on top of that HIL system by rewriting the low level device drivers that allow data and control information to be set …


An Architecture For Adaptive Real Time Communication With Embedded Devices, Amol S. Patwardhan Jan 2006

An Architecture For Adaptive Real Time Communication With Embedded Devices, Amol S. Patwardhan

LSU Master's Theses

The virtual testbed is designed to be a cost-effective rapid development environment as well as a teaching tool for embedded systems. Teaching and development of embedded systems otherwise requires dedicated real time operating systems and costly infrastructure for hardware simulation. Writing control software for embedded systems with such a setup takes prolonged development cycles. Moreover, actual hardware may get damaged while writing the control software. On the contrary, in a virtual testbed environment, a simulator running on the host machine is used instead of the actual hardware, which then interacts with an embedded processor through serial communication. This hardware-in-the-loop setup …